{"id":"https://openalex.org/W4416114245","doi":"https://doi.org/10.1109/jssc.2025.3628394","title":"A High-Precision Level-Crossing Pipelined ADC With Trigger-Sampled Backend Stage","display_name":"A High-Precision Level-Crossing Pipelined ADC With Trigger-Sampled Backend Stage","publication_year":2025,"publication_date":"2025-11-11","ids":{"openalex":"https://openalex.org/W4416114245","doi":"https://doi.org/10.1109/jssc.2025.3628394"},"language":null,"primary_location":{"id":"doi:10.1109/jssc.2025.3628394","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3628394","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059723218","display_name":"Zexin Wang","orcid":"https://orcid.org/0009-0007-0153-496X"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zexin Wang","raw_affiliation_strings":["College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0009-0007-0153-496X","affiliations":[{"raw_affiliation_string":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107280100","display_name":"Lingxin Meng","orcid":"https://orcid.org/0009-0003-5321-3616"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lingxin Meng","raw_affiliation_strings":["College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0009-0003-5321-3616","affiliations":[{"raw_affiliation_string":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066353712","display_name":"Menglian Zhao","orcid":"https://orcid.org/0000-0002-2500-2892"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Menglian Zhao","raw_affiliation_strings":["Institute of VLSI, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0002-2500-2892","affiliations":[{"raw_affiliation_string":"Institute of VLSI, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100722833","display_name":"Mengyu Li","orcid":"https://orcid.org/0000-0002-5015-0328"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mengyu Li","raw_affiliation_strings":["College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028089041","display_name":"Shuang Song","orcid":"https://orcid.org/0000-0002-8550-6320"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuang Song","raw_affiliation_strings":["Institute of VLSI, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0002-8550-6320","affiliations":[{"raw_affiliation_string":"Institute of VLSI, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Hangzhou Institute of Technology and the Key Laboratory of Analog Integrated Circuits, Xidian University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0002-7764-1928","affiliations":[{"raw_affiliation_string":"Hangzhou Institute of Technology and the Key Laboratory of Analog Integrated Circuits, Xidian University, Hangzhou, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074328280","display_name":"Zhichao Tan","orcid":"https://orcid.org/0000-0002-4097-5123"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhichao Tan","raw_affiliation_strings":["Institute of VLSI, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0002-4097-5123","affiliations":[{"raw_affiliation_string":"Institute of VLSI, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27874474,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"61","issue":"3","first_page":"898","last_page":"911"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.0024999999441206455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.0017000000225380063,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.6699000000953674},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.6266999840736389},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.5561000108718872},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5293999910354614},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.49549999833106995},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4927999973297119},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4406000077724457},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.40049999952316284},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.3921000063419342}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.6699000000953674},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.6266999840736389},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.5561000108718872},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5293999910354614},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5145999789237976},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5123999714851379},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.49549999833106995},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4927999973297119},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4406000077724457},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.40049999952316284},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.3921000063419342},{"id":"https://openalex.org/C142311740","wikidata":"https://www.wikidata.org/wiki/Q1066177","display_name":"Shaping","level":2,"score":0.3765000104904175},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.35760000348091125},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.34049999713897705},{"id":"https://openalex.org/C140020054","wikidata":"https://www.wikidata.org/wiki/Q6043185","display_name":"Integrating ADC","level":5,"score":0.319599986076355},{"id":"https://openalex.org/C206565188","wikidata":"https://www.wikidata.org/wiki/Q836482","display_name":"Sample and hold","level":3,"score":0.3188000023365021},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.31790000200271606},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.30489999055862427},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.29339998960494995},{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.29159998893737793},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.28600001335144043},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.28540000319480896},{"id":"https://openalex.org/C44351266","wikidata":"https://www.wikidata.org/wiki/Q1465532","display_name":"Voltage reference","level":3,"score":0.2773999869823456},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.2727999985218048},{"id":"https://openalex.org/C92746544","wikidata":"https://www.wikidata.org/wiki/Q585184","display_name":"Pulse-width modulation","level":3,"score":0.27219998836517334},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2687000036239624},{"id":"https://openalex.org/C113954288","wikidata":"https://www.wikidata.org/wiki/Q186885","display_name":"Timestamp","level":2,"score":0.26589998602867126},{"id":"https://openalex.org/C180205008","wikidata":"https://www.wikidata.org/wiki/Q159190","display_name":"Amplitude","level":2,"score":0.263700008392334}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2025.3628394","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3628394","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7234679820","display_name":null,"funder_award_id":"92164301","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1964434678","https://openalex.org/W2013771469","https://openalex.org/W2015214622","https://openalex.org/W2090920354","https://openalex.org/W2131675349","https://openalex.org/W2293715031","https://openalex.org/W2477175099","https://openalex.org/W2742108262","https://openalex.org/W2883409372","https://openalex.org/W2987000667","https://openalex.org/W3081064382","https://openalex.org/W3086509224","https://openalex.org/W3201278658","https://openalex.org/W4200594354","https://openalex.org/W4285247025","https://openalex.org/W4292257940","https://openalex.org/W4308089740","https://openalex.org/W4375801804","https://openalex.org/W4385213418","https://openalex.org/W4387411264","https://openalex.org/W4391768381","https://openalex.org/W4392904786","https://openalex.org/W4394595679","https://openalex.org/W4396918243","https://openalex.org/W4400315029","https://openalex.org/W4402571792","https://openalex.org/W4403022137","https://openalex.org/W4404102610","https://openalex.org/W4406894660","https://openalex.org/W4410492465"],"related_works":[],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,129,137,141,166],"high-precision":[4],"level-crossing":[5],"(LC)":[6],"pipelined":[7],"analog-to-digital":[8],"converter":[9],"(ADC)":[10],"for":[11],"sparse":[12],"signal":[13,56,61],"processing,":[14],"addressing":[15],"the":[16,32,35,39,54,59,67,72,84,118,125,145,159,162],"critical":[17],"resolution":[18],"challenge":[19],"in":[20,43,121],"conventional":[21,44],"LC":[22,47,64,85,160],"architecture.":[23],"A":[24,88],"triggered":[25],"sampling":[26,53],"technique":[27],"is":[28,50,77,110],"proposed":[29,163],"to":[30,58,112,158,179],"eliminate":[31],"misalignment":[33],"between":[34],"output":[36,40,86],"timestamp":[37],"and":[38,116,149],"voltage":[41],"amplitude":[42],"continuous-time":[45],"(CT)":[46],"ADCs,":[48],"which":[49],"achieved":[51],"by":[52,71,81,101],"input":[55,139],"according":[57],"triggering":[60],"from":[62,170],"a4-bit":[63],"detector.":[65],"Moreover,":[66],"signal-dependent":[68],"error":[69],"caused":[70],"inevitable":[73],"CT":[74],"comparator":[75],"delay":[76],"thus":[78],"accurately":[79],"extracted":[80],"feeding":[82],"back":[83],"codes.":[87],"<inline-formula":[89,171,180],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[90,172,181,193],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[91,173,182,194],"<tex-math":[92,174,183],"notation=\"LaTeX\">$16{\\times":[93],"}$</tex-math>":[94,176,185],"</inline-formula>":[95],"redundancy-free":[96],"residue":[97],"amplifier":[98],"(RA),":[99],"followed":[100],"an":[102,151],"8-bit":[103],"second-stage":[104],"successive":[105],"approximation":[106],"register":[107],"(SAR)":[108],"ADC,":[109],"adopted":[111],"perform":[113],"finer":[114],"quantization":[115],"improve":[117],"resolution.":[119],"Fabricated":[120],"a55-nm":[122],"CMOS":[123],"process,":[124],"prototype":[126],"ADC":[127,164],"achieves":[128],"measured":[130],"peak":[131],"SNDR":[132,148],"of":[133,197],"72.5":[134],"dB":[135],"with":[136],"6.6-kHz":[138],"under":[140],"1-V":[142],"supply,":[143],"achieving":[144],"highest":[146],"reported":[147],"providing":[150],"8-dB":[152],"improvement":[153],"over":[154],"state-of-the-art.":[155],"Also,":[156],"thanks":[157],"scheme,":[161],"demonstrates":[165],"dynamic":[167],"power":[168],"consumption":[169],"notation=\"LaTeX\">$1.2~{\\mu":[175],"</inline-formula>W":[177,186],"(static)":[178],"notation=\"LaTeX\">$11.8~{\\mu":[184],"(20-kHz":[187],"input),":[188],"yielding":[189],"Walden":[190],"FoM":[191],"(FoM<italic":[192],"<sub>w</sub>":[195],"</i>)":[196],"9\u201386":[198],"fJ/conv.step.":[199]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-11-11T00:00:00"}