{"id":"https://openalex.org/W4416078170","doi":"https://doi.org/10.1109/jssc.2025.3624412","title":"A Calibration-Free Pipelined-SAR ADC With Cross-Stage Gain-Mismatch Error Shaping and Inherent Noise Shaping","display_name":"A Calibration-Free Pipelined-SAR ADC With Cross-Stage Gain-Mismatch Error Shaping and Inherent Noise Shaping","publication_year":2025,"publication_date":"2025-11-10","ids":{"openalex":"https://openalex.org/W4416078170","doi":"https://doi.org/10.1109/jssc.2025.3624412"},"language":null,"primary_location":{"id":"doi:10.1109/jssc.2025.3624412","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3624412","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079518120","display_name":"Jihang Gao","orcid":"https://orcid.org/0009-0000-7306-5428"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jihang Gao","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China"],"raw_orcid":"https://orcid.org/0009-0000-7306-5428","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113140616","display_name":"Yaohui Luan","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yaohui Luan","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083285394","display_name":"Siyuan Ye","orcid":"https://orcid.org/0009-0006-9132-4570"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Siyuan Ye","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China"],"raw_orcid":"https://orcid.org/0009-0006-9132-4570","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051911924","display_name":"Jiajia Cui","orcid":"https://orcid.org/0009-0007-4110-2467"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiajia Cui","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China"],"raw_orcid":"https://orcid.org/0009-0007-4110-2467","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108666285","display_name":"Xinhang Xu","orcid":"https://orcid.org/0009-0003-7381-5286"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xinhang Xu","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China"],"raw_orcid":"https://orcid.org/0009-0003-7381-5286","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085075194","display_name":"Linxiao Shen","orcid":"https://orcid.org/0000-0001-7933-3673"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Linxiao Shen","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0001-7933-3673","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5079518120"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.30790087,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"60","issue":"12","first_page":"4490","last_page":"4502"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.001500000013038516,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.0010999999940395355,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.728600025177002},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.5047000050544739},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4797999858856201},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.44830000400543213},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4440000057220459},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4239000082015991},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.38580000400543213},{"id":"https://openalex.org/keywords/high-gain-antenna","display_name":"High-gain antenna","score":0.3749000132083893}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.728600025177002},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6644999980926514},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.5047000050544739},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4797999858856201},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.44830000400543213},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4440000057220459},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.42570000886917114},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4239000082015991},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4025000035762787},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.38580000400543213},{"id":"https://openalex.org/C61829901","wikidata":"https://www.wikidata.org/wiki/Q769152","display_name":"High-gain antenna","level":2,"score":0.3749000132083893},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3555000126361847},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.3375000059604645},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.3368000090122223},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.3312000036239624},{"id":"https://openalex.org/C143931264","wikidata":"https://www.wikidata.org/wiki/Q5932986","display_name":"Open-loop gain","level":5,"score":0.33090001344680786},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.32330000400543213},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.313400000333786},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3107999861240387},{"id":"https://openalex.org/C38858127","wikidata":"https://www.wikidata.org/wiki/Q5441228","display_name":"Feed forward","level":2,"score":0.29190000891685486},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.267300009727478},{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.2605000138282776}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2025.3624412","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3624412","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G327076199","display_name":null,"funder_award_id":"20240484743","funder_id":"https://openalex.org/F4320334978","funder_display_name":"Beijing Nova Program"},{"id":"https://openalex.org/G6243786647","display_name":null,"funder_award_id":"62474004","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320334978","display_name":"Beijing Nova Program","ror":"https://ror.org/034k14f91"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1971787350","https://openalex.org/W1981756115","https://openalex.org/W2056204030","https://openalex.org/W2095089117","https://openalex.org/W2100884184","https://openalex.org/W2121226030","https://openalex.org/W2164251692","https://openalex.org/W2169349592","https://openalex.org/W2175250124","https://openalex.org/W2520964342","https://openalex.org/W2593067874","https://openalex.org/W2594167987","https://openalex.org/W2598706746","https://openalex.org/W2749655596","https://openalex.org/W2895895182","https://openalex.org/W2998932491","https://openalex.org/W3112354932","https://openalex.org/W3133975637","https://openalex.org/W3161889378","https://openalex.org/W3173998591","https://openalex.org/W3174559553","https://openalex.org/W3203832942","https://openalex.org/W4205697690","https://openalex.org/W4239486830","https://openalex.org/W4285281566","https://openalex.org/W4286571883","https://openalex.org/W4386432233","https://openalex.org/W4392745736","https://openalex.org/W4392745762","https://openalex.org/W4392746565","https://openalex.org/W4408183000","https://openalex.org/W4408183541"],"related_works":[],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,98,103,108,122,127,135],"calibration-free":[4],"pipelined-successive-approximation-register":[5],"(SAR)":[6],"analog-to-digital":[7],"converter":[8],"(ADC)":[9],"based":[10],"on":[11],"the":[12,25,34,38,63,68,91,94,143],"proposed":[13,80,92],"cross-stage":[14,46],"gain-mismatch-error":[15],"shaping":[16,58],"(CS-GMES)":[17],"mechanism.":[18],"The":[19],"CS-GMES":[20],"is":[21,60,79],"realized":[22],"by":[23,62],"including":[24],"entire":[26],"2nd":[27,69],"stage":[28],"into":[29],"MES":[30],"operation":[31],"to":[32,81,141],"unify":[33],"gain":[35,136],"error":[36,137],"and":[37,48,51,86,125],"2nd-stage":[39],"mismatch":[40,49],"error.":[41],"A":[42,71],"feedback":[43],"capacitor":[44],"provides":[45],"connection":[47],"reference,":[50],"prevents":[52],"saturation":[53],"issues.":[54],"Besides,":[55],"low-cost":[56],"noise":[57],"(NS)":[59],"achieved":[61],"inherent":[64],"residue":[65,73,84],"preservation":[66],"of":[67,76,110,131,139],"stage.":[70],"negative-R-assisted":[72],"integrator":[74],"instead":[75],"an":[77],"amplifier":[78],"realize":[82],"high-efficiency":[83],"summation":[85],"1st-order":[87],"error-feedback":[88],"NS.":[89],"With":[90],"techniques,":[93],"prototype":[95],"fabricated":[96],"in":[97],"55-nm":[99],"CMOS":[100],"process":[101],"achieves":[102],"93.3-dB":[104],"signal-to-noise-and-distortion-ratio":[105],"(SNDR)":[106],"within":[107],"bandwidth":[109],"156.25":[111],"kHz":[112],"without":[113],"any":[114],"off-chip":[115],"calibration.":[116],"It":[117],"consumes":[118],"306.88":[119],"uW":[120],"from":[121],"1.2-V":[123],"supply":[124],"exhibits":[126],"180.4-dB":[128],"Schreier":[129],"figure":[130],"merits":[132],"(FoM).":[133],"Among":[134],"range":[138],"\u221233%":[140],"+50%,":[142],"SNDR":[144],"drops":[145],"less":[146],"than":[147],"3":[148],"dB.":[149]},"counts_by_year":[],"updated_date":"2025-12-04T23:47:47.292601","created_date":"2025-11-10T00:00:00"}