{"id":"https://openalex.org/W4415883254","doi":"https://doi.org/10.1109/jssc.2025.3624240","title":"A 72-GS/s 9b Time-Interleaved Pipeline-SAR ADC Achieving 55.3/49.3-dB SFDR at 20-GHz/Nyquist Inputs in 16-nm FinFET","display_name":"A 72-GS/s 9b Time-Interleaved Pipeline-SAR ADC Achieving 55.3/49.3-dB SFDR at 20-GHz/Nyquist Inputs in 16-nm FinFET","publication_year":2025,"publication_date":"2025-11-04","ids":{"openalex":"https://openalex.org/W4415883254","doi":"https://doi.org/10.1109/jssc.2025.3624240"},"language":null,"primary_location":{"id":"doi:10.1109/jssc.2025.3624240","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3624240","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009714711","display_name":"Yannan Zhang","orcid":"https://orcid.org/0000-0001-6423-4314"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":true,"raw_author_name":"Yannan Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Taipa, Macau, China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Taipa, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091644544","display_name":"Minglei Zhang","orcid":"https://orcid.org/0000-0001-7220-0464"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Minglei Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Taipa, Macau, China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Taipa, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Zehang Wu","orcid":"https://orcid.org/0009-0005-3297-0364"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Zehang Wu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Taipa, Macau, China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Taipa, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101890729","display_name":"Yan Zhu","orcid":"https://orcid.org/0000-0002-9610-0641"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Yan Zhu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Taipa, Macau, China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Taipa, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Rui P. Martins","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Taipa, Macau, China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Taipa, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035229843","display_name":"Chi\u2010Hang Chan","orcid":"https://orcid.org/0000-0002-7635-1101"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Chi-Hang Chan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Taipa, Macau, China"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Taipa, Macau, China","institution_ids":["https://openalex.org/I204512498"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5009714711"],"corresponding_institution_ids":["https://openalex.org/I204512498"],"apc_list":null,"apc_paid":null,"fwci":0.6444,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.74112664,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":"60","issue":"12","first_page":"4515","last_page":"4531"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9876000285148621,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9876000285148621,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.003700000001117587,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.0017999999690800905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.9452999830245972},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.6287999749183655},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.535099983215332},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.4945000112056732},{"id":"https://openalex.org/keywords/nyquist-frequency","display_name":"Nyquist frequency","score":0.4717000126838684},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4489000141620636},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3993000090122223},{"id":"https://openalex.org/keywords/shaping","display_name":"Shaping","score":0.3790999948978424},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.3732999861240387}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.9452999830245972},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6449999809265137},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.6287999749183655},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.535099983215332},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5274999737739563},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.4945000112056732},{"id":"https://openalex.org/C98273374","wikidata":"https://www.wikidata.org/wiki/Q1501757","display_name":"Nyquist frequency","level":3,"score":0.4717000126838684},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4489000141620636},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3993000090122223},{"id":"https://openalex.org/C142311740","wikidata":"https://www.wikidata.org/wiki/Q1066177","display_name":"Shaping","level":2,"score":0.3790999948978424},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.3732999861240387},{"id":"https://openalex.org/C65914096","wikidata":"https://www.wikidata.org/wiki/Q6273772","display_name":"Nyquist rate","level":4,"score":0.36980000138282776},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.3580000102519989},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.32190001010894775},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.31299999356269836},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3050000071525574},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.30390000343322754},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29580000042915344},{"id":"https://openalex.org/C206565188","wikidata":"https://www.wikidata.org/wiki/Q836482","display_name":"Sample and hold","level":3,"score":0.2777999937534332},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.2754000127315521},{"id":"https://openalex.org/C73301696","wikidata":"https://www.wikidata.org/wiki/Q5469984","display_name":"Formalism (music)","level":3,"score":0.27489998936653137},{"id":"https://openalex.org/C2780056265","wikidata":"https://www.wikidata.org/wiki/Q106239881","display_name":"High dynamic range","level":3,"score":0.26660001277923584},{"id":"https://openalex.org/C63651839","wikidata":"https://www.wikidata.org/wiki/Q478566","display_name":"Input offset voltage","level":5,"score":0.25850000977516174},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.25540000200271606},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.25519999861717224}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2025.3624240","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3624240","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4127731307","display_name":null,"funder_award_id":"MYRG-GRG2023-00228-IME","funder_id":"https://openalex.org/F4320322334","funder_display_name":"Khalifa University of Science, Technology and Research"},{"id":"https://openalex.org/G414796990","display_name":null,"funder_award_id":"001/2024/COP","funder_id":"https://openalex.org/F4320315893","funder_display_name":"VNU Science and Technology Development Fund"},{"id":"https://openalex.org/G5529660709","display_name":null,"funder_award_id":"0092/2023/AFJ","funder_id":"https://openalex.org/F4320315893","funder_display_name":"VNU Science and Technology Development Fund"},{"id":"https://openalex.org/G8245691740","display_name":null,"funder_award_id":"0137/2024/RIB2","funder_id":"https://openalex.org/F4320315893","funder_display_name":"VNU Science and Technology Development Fund"}],"funders":[{"id":"https://openalex.org/F4320315893","display_name":"VNU Science and Technology Development Fund","ror":"https://ror.org/044vr6g03"},{"id":"https://openalex.org/F4320322334","display_name":"Khalifa University of Science, Technology and Research","ror":"https://ror.org/05hffr360"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1970809947","https://openalex.org/W1973376020","https://openalex.org/W1979486444","https://openalex.org/W2014759009","https://openalex.org/W2015794844","https://openalex.org/W2106740279","https://openalex.org/W2118524348","https://openalex.org/W2119119508","https://openalex.org/W2133313666","https://openalex.org/W2154979280","https://openalex.org/W2155589054","https://openalex.org/W2172010302","https://openalex.org/W2180397609","https://openalex.org/W2592547566","https://openalex.org/W2594509431","https://openalex.org/W2768008485","https://openalex.org/W2899345358","https://openalex.org/W2906404755","https://openalex.org/W2907232526","https://openalex.org/W3000227939","https://openalex.org/W3048442933","https://openalex.org/W3121152720","https://openalex.org/W3135750548","https://openalex.org/W3185218019","https://openalex.org/W4239486830","https://openalex.org/W4286571783","https://openalex.org/W4312439753","https://openalex.org/W4367663169","https://openalex.org/W4392745749","https://openalex.org/W4392745780","https://openalex.org/W4392746201","https://openalex.org/W4396918338","https://openalex.org/W4400770677","https://openalex.org/W4401879628","https://openalex.org/W4401880129","https://openalex.org/W4405488374","https://openalex.org/W4408181528","https://openalex.org/W4408182493","https://openalex.org/W4416155715"],"related_works":[],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,20,30,36,77,105,121,127,131,136,143],"72-GS/s":[4,100],"9-bit":[5],"time-interleaved":[6],"(TI)":[7],"pipeline-successive":[8],"approximation":[9,12],"register":[10,13],"successive":[11],"(SAR)":[14],"analog-to-digital":[15],"converter":[16],"(ADC)":[17],"that":[18],"achieves":[19,120],"spurious-free":[21],"dynamic":[22],"range":[23],"(SFDR)":[24],"of":[25,57],"over":[26],"55":[27],"dB":[28],"at":[29,130,142],"20-GHz":[31],"input.":[32,145],"The":[33,99],"design":[34],"features":[35],"hierarchical":[37],"interleaver":[38],"in":[39,94],"conjunction":[40],"with":[41],"common-source-compensated":[42],"source-follower":[43],"buffers":[44],"and":[45,55,76,109,126,139],"fully":[46],"split":[47],"bootstrap":[48],"switches.":[49],"They":[50],"enhance":[51],"both":[52],"the":[53,58,90,95],"bandwidth":[54,66],"linearity":[56],"TI-ADC":[59],"for":[60],"high-frequency":[61],"(HF)":[62],"inputs":[63],"while":[64,135],"alleviating":[65],"mismatches":[67],"across":[68],"channels.":[69],"A":[70],"resistor-over-resistor":[71],"(R/R)-based":[72],"residue":[73],"amplifier":[74],"(RA)":[75],"common-mode":[78],"voltage":[79],"(<inline-formula":[80],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[81],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[82],"<tex-math":[83],"notation=\"LaTeX\">$V_{\\mathbf":[84],"{CM}}$</tex-math>":[85],"</inline-formula>)-regulated":[86],"switching":[87],"scheme":[88],"stabilize":[89],"inter-stage":[91],"gain":[92],"(ISG)":[93],"unit":[96],"pipeline-SAR":[97],"ADC.":[98],"prototype":[101],"is":[102],"fabricated":[103],"using":[104],"16-nm":[106],"FinFET":[107],"process":[108],"consumes":[110],"393.6mW,":[111],"excluding":[112],"an":[113],"off-chip":[114],"TI":[115],"mismatch":[116],"calibration":[117],"engine.":[118],"It":[119],"46.4-dB":[122],"signal-to-noise-and-distortion":[123],"ratio":[124],"(SNDR)":[125],"63.6-dB":[128],"SFDR":[129,141],"low-frequency":[132],"(LF)":[133],"input,":[134],"37.0-dB":[137],"SNDR":[138],"49.3-dB":[140],"Nyquist":[144]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-11-04T00:00:00"}