{"id":"https://openalex.org/W7101414424","doi":"https://doi.org/10.1109/jssc.2025.3620009","title":"A Replicas-Rejection Wideband Digital Transmitter With Joint-Digital-Analog Interpolation and Filtering","display_name":"A Replicas-Rejection Wideband Digital Transmitter With Joint-Digital-Analog Interpolation and Filtering","publication_year":2025,"publication_date":"2025-10-28","ids":{"openalex":"https://openalex.org/W7101414424","doi":"https://doi.org/10.1109/jssc.2025.3620009"},"language":null,"primary_location":{"id":"doi:10.1109/jssc.2025.3620009","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3620009","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Chunxiao Hu","orcid":"https://orcid.org/0000-0002-5960-412X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chunxiao Hu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-5960-412X","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jiaxiang Li","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiaxiang Li","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jie Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jie Lin","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Hongtao Xu","orcid":"https://orcid.org/0000-0003-1852-4112"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongtao Xu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-1852-4112","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":null,"display_name":"Yun Yin","orcid":"https://orcid.org/0000-0002-3911-8079"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yun Yin","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-3911-8079","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.42776689,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"61","issue":"6","first_page":"2601","last_page":"2613"},"is_retracted":false,"is_paratext":false,"is_xpac":true,"primary_topic":{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":0.9437999725341797,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":0.9437999725341797,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.02810000069439411,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.012299999594688416,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/polyphase-system","display_name":"Polyphase system","score":0.7311999797821045},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.6980000138282776},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5860000252723694},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.5601000189781189},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.5281999707221985},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4880000054836273},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.43050000071525574},{"id":"https://openalex.org/keywords/predistortion","display_name":"Predistortion","score":0.41350001096725464}],"concepts":[{"id":"https://openalex.org/C96157337","wikidata":"https://www.wikidata.org/wiki/Q391639","display_name":"Polyphase system","level":2,"score":0.7311999797821045},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.6980000138282776},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6053000092506409},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5860000252723694},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.5601000189781189},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.5281999707221985},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4880000054836273},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4668999910354614},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.43050000071525574},{"id":"https://openalex.org/C2778587875","wikidata":"https://www.wikidata.org/wiki/Q7239686","display_name":"Predistortion","level":4,"score":0.41350001096725464},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.34709998965263367},{"id":"https://openalex.org/C41578188","wikidata":"https://www.wikidata.org/wiki/Q2142395","display_name":"Reconstruction filter","level":5,"score":0.34139999747276306},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.33889999985694885},{"id":"https://openalex.org/C32409245","wikidata":"https://www.wikidata.org/wiki/Q749753","display_name":"Quadrature amplitude modulation","level":4,"score":0.3255000114440918},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.30559998750686646},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3018999993801117},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.2678000032901764},{"id":"https://openalex.org/C59030546","wikidata":"https://www.wikidata.org/wiki/Q7265371","display_name":"QAM","level":5,"score":0.2653000056743622},{"id":"https://openalex.org/C205203396","wikidata":"https://www.wikidata.org/wiki/Q612143","display_name":"Bilinear interpolation","level":2,"score":0.2639000117778778},{"id":"https://openalex.org/C171836373","wikidata":"https://www.wikidata.org/wiki/Q2266329","display_name":"Linear interpolation","level":3,"score":0.2637999951839447},{"id":"https://openalex.org/C2776191232","wikidata":"https://www.wikidata.org/wiki/Q4683143","display_name":"Adjacent channel power ratio","level":5,"score":0.263700008392334},{"id":"https://openalex.org/C136536468","wikidata":"https://www.wikidata.org/wiki/Q1225894","display_name":"Undersampling","level":2,"score":0.2599000036716461},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.2524000108242035}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2025.3620009","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3620009","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7981920838356018}],"awards":[{"id":"https://openalex.org/G1860923241","display_name":null,"funder_award_id":"62322105","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G743870876","display_name":null,"funder_award_id":"23QA1400700","funder_id":"https://openalex.org/F4320327803","funder_display_name":"Shanghai Rising-Star Program"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320327803","display_name":"Shanghai Rising-Star Program","ror":null},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0,208],"article":[1],"proposes":[2],"a":[3],"wideband":[4,65],"replicas-rejection":[5],"quadrature":[6],"digital":[7,22,50],"transmitter":[8],"(Q-DTX)":[9],"with":[10,39,55,69,115,136,162,178,200],"joint-digital-analog":[11],"interpolation":[12,29,45,67],"and":[13,30,71,158,195],"filtering":[14],"techniques":[15,73],"for":[16],"high":[17],"signal":[18,135,177],"bandwidth":[19,126],"applications.":[20],"The":[21,43,123],"polyphase":[23],"architecture,":[24],"swapping":[25],"the":[26,36,49,56,78],"order":[27],"of":[28,141,167,180,192,198,202],"filtering,":[31,58],"is":[32,46,74,128],"employed":[33],"to":[34,59,76],"increase":[35],"sampling":[37,62,213],"rate":[38],"low":[40],"power":[41,51,81,114,138,150],"consumption.":[42],"analog":[44,66],"integrated":[47],"in":[48,90],"amplifier":[52],"(DPA),":[53],"along":[54],"digital-domain":[57],"further":[60],"suppress":[61],"replicas.":[63],"A":[64],"DPA":[68],"IQ-sharing":[70],"Doherty":[72],"realized":[75],"enhance":[77],"efficiency":[79,118],"at":[80,120,170,205],"back-offs":[82],"(PBOs)":[83],"while":[84],"supporting":[85],"wide":[86],"frequency":[87],"coverage.":[88],"Implemented":[89],"28-nm":[91],"CMOS,":[92],"this":[93,108,144],"Q-DTX":[94,109,145,209],"occupies":[95],"only":[96,104],"0.88-mm<sup":[97],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[98,152,186],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[99],"core":[100],"area.":[101],"Powered":[102],"by":[103],"one":[105],"1.1-V":[106],"supply,":[107],"achieves":[110,146,210],"27.3-dBm":[111],"peak":[112],"output":[113,149],"30.5%":[116],"system":[117],"(SE)":[119],"3.6":[121],"GHz.":[122,130,172,207],"3-dB":[124],"RF":[125],"range":[127],"2.1\u20135.1":[129],"For":[131,173],"Wi-Fi":[132,174],"40-MHz":[133],"64QAM":[134],"peak-to-average":[137],"ratio":[139],"(PAPR)":[140],"7.2":[142],"dB,":[143,182],"21.1-dBm":[147],"average":[148,160,196],"(<inline-formula":[151],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[153,187],"<tex-math":[154,188],"notation=\"LaTeX\">$P_{\\mathrm":[155,189],"{avg}}$</tex-math>":[156,190],"</inline-formula>)":[157],"21.6%":[159],"SE":[161,197],"error":[163],"vector":[164],"magnitude":[165],"(EVM)":[166],"\u221226.0":[168],"dB":[169,204],"2.56":[171],"80-MHz":[175],"256QAM":[176],"PAPR":[179],"8.7":[181],"it":[183],"obtains":[184],"<inline-formula":[185],"</inline-formula>":[191],"17.5":[193],"dBm":[194],"10.3%":[199],"EVM":[201],"\u221229.5":[203],"3.84":[206],"over":[211],"42-dBc":[212],"replicas":[214],"rejection.":[215]},"counts_by_year":[],"updated_date":"2026-05-29T06:17:43.578629","created_date":"2025-10-28T00:00:00"}