{"id":"https://openalex.org/W4414693323","doi":"https://doi.org/10.1109/jssc.2025.3612157","title":"Ultra-Low-Power Dynamic-Bias Comparators With Self-Clocked Latch in 65-nm CMOS","display_name":"Ultra-Low-Power Dynamic-Bias Comparators With Self-Clocked Latch in 65-nm CMOS","publication_year":2025,"publication_date":"2025-10-01","ids":{"openalex":"https://openalex.org/W4414693323","doi":"https://doi.org/10.1109/jssc.2025.3612157"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2025.3612157","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3612157","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://ris.utwente.nl/ws/files/508678664/Ultra-Low-Power_Dynamic-Bias_Comparators_With_Self-Clocked_Latch_in_65-nm_CMOS.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076505253","display_name":"Anojh Kumaran Rajendra","orcid":"https://orcid.org/0009-0000-6339-7808"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Anojh Kumaran Rajendra","raw_affiliation_strings":["IC Design Group, University of Twente, Enschede, The Netherlands"],"raw_orcid":"https://orcid.org/0009-0000-6339-7808","affiliations":[{"raw_affiliation_string":"IC Design Group, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033296262","display_name":"Harijot Singh Bindra","orcid":"https://orcid.org/0000-0002-7923-1383"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Harijot Singh Bindra","raw_affiliation_strings":["IC Design Group, University of Twente, Enschede, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0002-7923-1383","affiliations":[{"raw_affiliation_string":"IC Design Group, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035402438","display_name":"Bram Nauta","orcid":"https://orcid.org/0000-0001-6790-5873"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Bram Nauta","raw_affiliation_strings":["IC Design Group, University of Twente, Enschede, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0001-6790-5873","affiliations":[{"raw_affiliation_string":"IC Design Group, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I94624287"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21945573,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"61","issue":"6","first_page":"2821","last_page":"2833"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.8377000093460083},{"id":"https://openalex.org/keywords/preamplifier","display_name":"Preamplifier","score":0.6715999841690063},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6577000021934509},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.4433000087738037},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43540000915527344},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4262999892234802},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.40790000557899475},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.3869999945163727},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.36959999799728394}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.8377000093460083},{"id":"https://openalex.org/C14245642","wikidata":"https://www.wikidata.org/wiki/Q399804","display_name":"Preamplifier","level":4,"score":0.6715999841690063},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6577000021934509},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5960999727249146},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5454000234603882},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.4433000087738037},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43540000915527344},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4262999892234802},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4165000021457672},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.40790000557899475},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.3869999945163727},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.36959999799728394},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.35850000381469727},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3310999870300293},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3264000117778778},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3165999948978424},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.31189998984336853},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.29840001463890076},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2928999960422516},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.2854999899864197},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.2800999879837036},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.27459999918937683},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.27090001106262207},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2687999904155731},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.25519999861717224},{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.25200000405311584}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2025.3612157","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3612157","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:ris.utwente.nl:publications/66f5d7ba-935e-4f9c-99e6-3b42e88e4214","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/66f5d7ba-935e-4f9c-99e6-3b42e88e4214","pdf_url":"https://ris.utwente.nl/ws/files/508678664/Ultra-Low-Power_Dynamic-Bias_Comparators_With_Self-Clocked_Latch_in_65-nm_CMOS.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Rajendra, A K, Bindra, H S & Nauta, B 2025, 'Ultra-Low-Power Dynamic-Bias Comparators With Self-Clocked Latch in 65-nm CMOS', IEEE journal of solid-state circuits. https://doi.org/10.1109/JSSC.2025.3612157","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:ris.utwente.nl:publications/66f5d7ba-935e-4f9c-99e6-3b42e88e4214","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/66f5d7ba-935e-4f9c-99e6-3b42e88e4214","pdf_url":"https://ris.utwente.nl/ws/files/508678664/Ultra-Low-Power_Dynamic-Bias_Comparators_With_Self-Clocked_Latch_in_65-nm_CMOS.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Rajendra, A K, Bindra, H S & Nauta, B 2025, 'Ultra-Low-Power Dynamic-Bias Comparators With Self-Clocked Latch in 65-nm CMOS', IEEE journal of solid-state circuits. https://doi.org/10.1109/JSSC.2025.3612157","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3828550083","display_name":null,"funder_award_id":"17703","funder_id":"https://openalex.org/F4320321800","funder_display_name":"Nederlandse Organisatie voor Wetenschappelijk Onderzoek"}],"funders":[{"id":"https://openalex.org/F4320321015","display_name":"University of Twente","ror":"https://ror.org/006hf6230"},{"id":"https://openalex.org/F4320321800","display_name":"Nederlandse Organisatie voor Wetenschappelijk Onderzoek","ror":"https://ror.org/04jsz6e67"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4414693323.pdf","grobid_xml":"https://content.openalex.org/works/W4414693323.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0,116,149],"article":[1,117,150],"introduces":[2],"two":[3,177],"comparators":[4,68],"featuring":[5],"a":[6,43,166,172,202,217,230,250],"dynamic-bias":[7,160],"preamplifier":[8,37],"and":[9,15,39,130,185,229,238],"self-clocked":[10,31,144,161],"latches,":[11,90],"tailored":[12],"for":[13,76,86,103,135,146,262],"ultra-low-power":[14],"medium-speed":[16],"applications":[17],"with":[18,42,171,249],"<500-<inline-formula":[19],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[20,187,219,232,240,252],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[21,188,220,233,241,253],"<tex-math":[22,189,221,234,242,254],"notation=\"LaTeX\">$\\mu":[23],"$</tex-math>":[24,191,223,236,244,256],"</inline-formula>V":[25,192],"input-referred":[26],"noise":[27],"(IRN).":[28],"The":[29,66,96,205,214],"proposed":[30,67,159,178],"latches":[32,145],"are":[33],"activated":[34],"by":[35],"the":[36,51,59,77,81,113,124,127,141,153,158,176,270],"outputs":[38],"therefore":[40],"operate":[41],"lower":[44],"common-mode":[45],"current,":[46],"which":[47],"in":[48,62,92,165,226,247,259],"turn":[49],"minimizes":[50],"crowbar":[52],"current":[53],"that":[54],"is":[55],"typically":[56],"present":[57],"during":[58],"comparison":[60,200],"phase":[61,75,102],"conventionally":[63],"clocked":[64],"latches.":[65],"do":[69],"not":[70],"require":[71],"an":[72,99,120,181],"additional":[73,100],"clock":[74,82,101,109],"latch,":[78],"thereby":[79,139],"reducing":[80],"drive":[83],"power":[84],"consumption":[85],"systems":[87],"employing":[88],"multiple":[89],"e.g.,":[91],"ADCs":[93],"or":[94],"memories.":[95],"absence":[97],"of":[98,123,143,157,183,197],"latching":[104],"makes":[105],"them":[106],"robust":[107],"toward":[108],"skews,":[110],"similar":[111,263],"to":[112,269],"\u201cStrongARM":[114],"comparator.\u201d":[115,272],"also":[118,151],"presents":[119],"exhaustive":[121],"overview":[122],"prior":[125],"art,":[126],"\u201cSchinkel":[128,271],"comparator,\u201d":[129],"its":[131],"bottlenecks":[132],"when":[133,267],"optimizing":[134],"low-noise":[136],"low-power":[137],"applications,":[138],"motivating":[140],"importance":[142],"such":[147],"applications.":[148],"discusses":[152],"noise\u2013energy\u2013delay":[154],"design":[155],"tradeoffs":[156],"(DBSC)":[162],"comparators.":[163],"Fabricated":[164],"65-nm":[167],"CMOS":[168],"process":[169],"along":[170],"standard":[173],"Schinkel":[174],"comparator,":[175],"designs":[179],"exhibit":[180],"IRN":[182,248],"320":[184],"<inline-formula":[186,218,231,239,251],"notation=\"LaTeX\">$460~\\mu":[190],"while":[193],"consuming":[194],"approximately":[195],"40fJ":[196],"energy":[198,227],"per":[199],"from":[201],"1.2-V":[203],"supply.":[204],"measured":[206],"CLK-OUT":[207,260],"delay":[208,261],"stands":[209],"roughly":[210],"at":[211],"0.5":[212],"ns.":[213],"results":[215],"indicate":[216],"notation=\"LaTeX\">$2\\times":[222],"</inline-formula>":[224,237,245,257],"enhancement":[225],"efficiency":[228],"notation=\"LaTeX\">$3.7\\times":[235],"notation=\"LaTeX\">$2.6\\times":[243],"reduction":[246],"notation=\"LaTeX\">$2.5\\times":[255],"increment":[258],"differential":[264],"input":[265],"voltages":[266],"compared":[268]},"counts_by_year":[],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}