{"id":"https://openalex.org/W4414603283","doi":"https://doi.org/10.1109/jssc.2025.3609342","title":"A 180-nm Voltage-Controlled Magneto-Electric RAM With Sub-1-ns Switching Time","display_name":"A 180-nm Voltage-Controlled Magneto-Electric RAM With Sub-1-ns Switching Time","publication_year":2025,"publication_date":"2025-09-29","ids":{"openalex":"https://openalex.org/W4414603283","doi":"https://doi.org/10.1109/jssc.2025.3609342"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2025.3609342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3609342","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041519269","display_name":"Haris Suhail","orcid":"https://orcid.org/0009-0003-8890-6770"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Haris Suhail","raw_affiliation_strings":["Nvidia Corporation, Santa Clara, CA, USA","Nvidia Corporation, CA, Santa Clara, USA"],"raw_orcid":"https://orcid.org/0009-0003-8890-6770","affiliations":[{"raw_affiliation_string":"Nvidia Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]},{"raw_affiliation_string":"Nvidia Corporation, CA, Santa Clara, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080838774","display_name":"Haoran He","orcid":"https://orcid.org/0000-0003-4282-2283"},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]},{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW","US"],"is_corresponding":false,"raw_author_name":"Haoran He","raw_affiliation_strings":["Taiwan Semiconductor Manufacturing Company, San Jose, CA, USA","Taiwan Semiconductor Manufacturing Company, CA, San Jose, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company, San Jose, CA, USA","institution_ids":["https://openalex.org/I1334877674"]},{"raw_affiliation_string":"Taiwan Semiconductor Manufacturing Company, CA, San Jose, USA","institution_ids":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079969358","display_name":"Vinod Kurian Jacob","orcid":"https://orcid.org/0000-0001-6005-8165"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vinod Kurian Jacob","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California Los Angeles, Los Angeles, CA, USA","Department of Electrical and Computer Engineering, University of California Los Angeles, CA, Los Angeles, USA"],"raw_orcid":"https://orcid.org/0000-0001-6005-8165","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California Los Angeles, CA, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044643780","display_name":"Jiyue Yang","orcid":"https://orcid.org/0000-0002-6328-7032"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiyue Yang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California Los Angeles, Los Angeles, CA, USA","Department of Electrical and Computer Engineering, University of California Los Angeles, CA, Los Angeles, USA"],"raw_orcid":"https://orcid.org/0000-0002-6328-7032","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California Los Angeles, CA, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101614094","display_name":"Kang L. Wang","orcid":"https://orcid.org/0000-0002-9363-1279"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kang L. Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California Los Angeles, Los Angeles, CA, USA","Department of Electrical and Computer Engineering, University of California Los Angeles, CA, Los Angeles, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California Los Angeles, CA, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025807083","display_name":"Sudhakar Pamarti","orcid":"https://orcid.org/0000-0003-1457-7508"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhakar Pamarti","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California Los Angeles, Los Angeles, CA, USA","Department of Electrical and Computer Engineering, University of California Los Angeles, CA, Los Angeles, USA"],"raw_orcid":"https://orcid.org/0000-0003-1457-7508","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California Los Angeles, CA, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9182,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.77948225,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"61","issue":"5","first_page":"2442","last_page":"2452"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9865000247955322,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5625},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5612000226974487},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5497999787330627},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5047000050544739},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.4903999865055084},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4659999907016754},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.45899999141693115},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.44279998540878296},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.4404999911785126},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.4343000054359436}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6172000169754028},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5625},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5612000226974487},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5497999787330627},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5047000050544739},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.4903999865055084},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4659999907016754},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.45899999141693115},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44670000672340393},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.44279998540878296},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.4404999911785126},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.4343000054359436},{"id":"https://openalex.org/C2776321774","wikidata":"https://www.wikidata.org/wiki/Q891131","display_name":"Read-write memory","level":3,"score":0.4246000051498413},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4122999906539917},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4016000032424927},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.39719998836517334},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3700000047683716},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.3587000072002411},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.35659998655319214},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.3562000095844269},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3540000021457672},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.33500000834465027},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.3160000145435333},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3059999942779541},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.30469998717308044},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.2980000078678131},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.2863999903202057},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.2802000045776367},{"id":"https://openalex.org/C123593499","wikidata":"https://www.wikidata.org/wiki/Q6008583","display_name":"In-Memory Processing","level":5,"score":0.2791999876499176},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.2754000127315521},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2741999924182892},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2685999870300293},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.2632000148296356},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.2581000030040741},{"id":"https://openalex.org/C43363307","wikidata":"https://www.wikidata.org/wiki/Q1651623","display_name":"Racetrack memory","level":5,"score":0.25440001487731934},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.25440001487731934}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2025.3609342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3609342","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320338294","display_name":"Air Force Research Laboratory","ror":"https://ror.org/02e2egq70"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Memory":[0],"performance":[1,165],"has":[2,46],"emerged":[3],"as":[4,20,60],"a":[5,61,78,95,136,153,189],"critical":[6],"factor":[7],"influencing":[8],"both":[9],"system":[10],"speed":[11],"and":[12,24,55,66,117,126,163,184],"energy":[13,119,187],"efficiency.":[14],"However,":[15],"conventional":[16],"memory":[17,40,68,97,138,164],"technologies":[18],"such":[19],"embedded":[21],"Flash":[22],"(eFlash)":[23],"static":[25],"RAM":[26,44,102],"(SRAM)":[27],"encounter":[28],"significant":[29],"scalability":[30],"limitations":[31],"beyond":[32],"the":[33,71,90,100,133,170],"28-nm":[34],"CMOS":[35,155,191],"node.":[36,193],"Among":[37],"novel":[38,96],"emerging":[39],"technologies,":[41],"spin-transfer-torque":[42],"magnetic":[43,107],"(STT-MRAM)":[45],"gained":[47],"prominence":[48],"due":[49],"to":[50,81],"its":[51,82],"high-speed":[52],"operation,":[53],"non-volatility,":[54],"superior":[56],"endurance,":[57],"positioning":[58],"it":[59],"promising":[62],"candidate":[63],"for":[64,110,142],"storage-class":[65],"cache":[67],"applications.":[69],"Nevertheless,":[70],"energy-intensive":[72],"write":[73,111,182],"mechanism":[74],"of":[75,94,135],"STT-MRAM":[76],"poses":[77],"fundamental":[79],"limitation":[80],"broader":[83],"adoption.":[84],"In":[85],"this":[86],"work,":[87],"we":[88],"present":[89],"first":[91,171],"CMOS-integrated":[92,174],"implementation":[93],"technology":[98,192],"called":[99],"magneto-electric":[101],"(MeRAM)":[103],"that":[104],"utilizes":[105],"voltage-controlled":[106],"anisotropy":[108],"(VCMA)":[109],"operations,":[112],"achieving":[113,177],"sub-nanosecond":[114],"switching":[115,179],"speeds":[116],"ultralow":[118],"consumption.":[120],"The":[121,144],"integration":[122],"process,":[123],"associated":[124],"challenges,":[125],"circuit":[127],"solutions":[128],"are":[129,157],"thoroughly":[130],"discussed,":[131],"including":[132],"development":[134],"unique":[137],"access":[139],"circuitry":[140],"tailored":[141],"MeRAM.":[143],"experimental":[145],"results":[146],"from":[147],"multiple":[148],"MeRAM":[149,175],"chips":[150],"fabricated":[151],"in":[152,188],"180-nm":[154,190],"process":[156],"provided,":[158],"showcasing":[159],"key":[160],"device":[161],"characteristics":[162],"metrics.":[166],"This":[167],"work":[168],"demonstrates":[169],"fully":[172],"operational,":[173],"chips,":[176],"sub-1-ns":[178],"time,":[180],"8.85-pJ/bit":[181],"energy,":[183],"1.95-pJ/bit":[185],"read":[186]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}