{"id":"https://openalex.org/W4411359069","doi":"https://doi.org/10.1109/jssc.2025.3577335","title":"A 28-nm RRAM/SRAM Collaborative CIM Accelerator Supporting RRAM-Endurance-Latency Awareness for Edge Fine-Tuning","display_name":"A 28-nm RRAM/SRAM Collaborative CIM Accelerator Supporting RRAM-Endurance-Latency Awareness for Edge Fine-Tuning","publication_year":2025,"publication_date":"2025-06-17","ids":{"openalex":"https://openalex.org/W4411359069","doi":"https://doi.org/10.1109/jssc.2025.3577335"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2025.3577335","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3577335","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070995330","display_name":"Chen Mu","orcid":"https://orcid.org/0009-0008-7085-6177"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chen Mu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0008-7085-6177","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Zhirui Huang","orcid":"https://orcid.org/0009-0007-9984-5036"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhirui Huang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0007-9984-5036","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103024871","display_name":"H. W. Jiang","orcid":"https://orcid.org/0000-0002-3759-2228"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Jiang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018860020","display_name":"Jie Liao","orcid":"https://orcid.org/0000-0002-6697-8998"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jie Liao","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006044648","display_name":"Yuliang Zhou","orcid":"https://orcid.org/0000-0001-7942-9296"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yuliang Zhou","raw_affiliation_strings":["InnoStar Semiconductor, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"InnoStar Semiconductor, Shanghai, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002410829","display_name":"Liang Chen","orcid":"https://orcid.org/0000-0001-9114-1885"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Liang Chen","raw_affiliation_strings":["InnoStar Semiconductor, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"InnoStar Semiconductor, Shanghai, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076274465","display_name":"Yechu Zhang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yechu Zhang","raw_affiliation_strings":["InnoStar Semiconductor, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"InnoStar Semiconductor, Shanghai, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037971089","display_name":"Haozhe Zhu","orcid":"https://orcid.org/0000-0002-6412-3996"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haozhe Zhu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-6412-3996","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045358041","display_name":"Jianguo Yang","orcid":"https://orcid.org/0000-0002-3387-1238"},"institutions":[{"id":"https://openalex.org/I4210114190","display_name":"Shanghai Zhangjiang Laboratory","ror":"https://ror.org/0208qbg77","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210114190"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianguo Yang","raw_affiliation_strings":["Zhangjiang Laboratory, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Zhangjiang Laboratory, Shanghai, China","institution_ids":["https://openalex.org/I4210114190"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100453158","display_name":"Qi Liu","orcid":"https://orcid.org/0000-0001-7062-831X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qi Liu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-7062-831X","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051205321","display_name":"Chixiao Chen","orcid":"https://orcid.org/0000-0002-5980-4236"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chixiao Chen","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-5980-4236","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":9.6389,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.98385502,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":"60","issue":"10","first_page":"3626","last_page":"3638"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.936348557472229},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6824052929878235},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6223123073577881},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4366295635700226},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.39991623163223267},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3838832974433899},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3243352770805359},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21896135807037354},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1985311508178711},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1713620126247406},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11059397459030151}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.936348557472229},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6824052929878235},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6223123073577881},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4366295635700226},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.39991623163223267},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3838832974433899},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3243352770805359},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21896135807037354},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1985311508178711},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1713620126247406},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11059397459030151},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2025.3577335","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3577335","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G660975890","display_name":null,"funder_award_id":"62495101","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7342593606","display_name":null,"funder_award_id":"2024ZY2B0070","funder_id":"https://openalex.org/F4320327859","funder_display_name":"Hellenic Foundation for Research and Innovation"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320327859","display_name":"Hellenic Foundation for Research and Innovation","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1964104034","https://openalex.org/W2787475303","https://openalex.org/W2796472956","https://openalex.org/W2805362231","https://openalex.org/W2885150034","https://openalex.org/W2905515056","https://openalex.org/W2910199258","https://openalex.org/W2913347945","https://openalex.org/W2969812992","https://openalex.org/W3015982917","https://openalex.org/W3018945530","https://openalex.org/W3121523901","https://openalex.org/W3134703406","https://openalex.org/W3135839634","https://openalex.org/W3155456425","https://openalex.org/W3211525823","https://openalex.org/W4200611376","https://openalex.org/W4220929376","https://openalex.org/W4221089937","https://openalex.org/W4225769575","https://openalex.org/W4226353746","https://openalex.org/W4253860821","https://openalex.org/W4288068957","https://openalex.org/W4292121737","https://openalex.org/W4293195632","https://openalex.org/W4313117725","https://openalex.org/W4313332258","https://openalex.org/W4322766882","https://openalex.org/W4360606223","https://openalex.org/W4360606782","https://openalex.org/W4364860217","https://openalex.org/W4379527483","https://openalex.org/W4386736788","https://openalex.org/W4387250224","https://openalex.org/W4392739484","https://openalex.org/W4393145114","https://openalex.org/W4401408814"],"related_works":["https://openalex.org/W2054635671","https://openalex.org/W2545245183","https://openalex.org/W2017425642","https://openalex.org/W2350916061","https://openalex.org/W2952918855","https://openalex.org/W1970117475","https://openalex.org/W4396815615","https://openalex.org/W3161624601","https://openalex.org/W2078381924","https://openalex.org/W2004823737"],"abstract_inverted_index":{"The":[0,64,183],"resistive":[1],"random":[2,39],"access":[3,40],"memory":[4,29,41],"(RRAM)-based":[5],"computing-in-memory":[6],"features":[7],"high":[8,11],"density":[9],"and":[10,61,85,101,108,151,175,212,225],"energy":[12,142],"efficiency":[13,143],"on":[14],"edge.":[15],"However,":[16],"fine-tuning":[17,56,131,174],"RRAM-based":[18],"SoCs":[19],"remains":[20],"challenging":[21],"due":[22],"to":[23,136,159,178,194],"the":[24,48,87,98,138,148,155,160,164,169],"inherent":[25],"limitations":[26],"of":[27,127,144],"non-volatile":[28],"(NVM)":[30],"characteristics.":[31],"This":[32],"work":[33],"proposes":[34],"an":[35,91,141],"NVM-endurance/latency-aware":[36],"collaborative":[37,77,162],"RRAM/static":[38],"(SRAM)":[42],"compute-in-memory":[43],"(CIM)":[44],"accelerator":[45],"that":[46],"addresses":[47],"difficulties":[49],"associated":[50,104],"with":[51,105,119],"RRAM":[52,81,106,165,202,222],"write":[53,223],"operations":[54],"during":[55,173],"tasks":[57],"for":[58,147,154],"both":[59],"CNN":[60],"transformer":[62],"models.":[63],"major":[65],"contributions":[66],"are:":[67],"1)":[68],"RRAM-most":[69],"significant":[70,73],"bit":[71,74,125],"(MSB)\u2013SRAM-least":[72],"(LSB)":[75],"(RMSL)-based":[76],"CIM":[78,149,166,185],"macros,":[79],"mitigating":[80],"cell":[82],"flipping":[83],"times":[84,129],"alleviating":[86],"endurance":[88,203],"concern;":[89],"2)":[90],"RRAM-sparse-SRAM-dense":[92],"(RSSD)":[93],"weight":[94,113],"updating":[95],"engine,":[96],"minimizing":[97],"long":[99],"reading":[100],"writing":[102],"latency":[103],"access;":[107],"3)":[109],"a":[110,123],"row-wise":[111],"pipeline":[112],"gradient":[114],"(WG)":[115],"computing":[116],"data":[117],"flow":[118],"low-hardware":[120],"overhead.":[121],"With":[122],"maximum":[124],"update":[126],"ten":[128],"per":[130],"(20":[132],"epochs,":[133],"from":[134],"start":[135],"convergence),":[137],"system":[139],"achieves":[140,168,192],"76.25":[145],"TOPS/W":[146,153],"macro":[150,167],"22.07":[152],"overall":[156],"system.":[157],"Thanks":[158],"bit-level":[161],"CIM,":[163],"same":[170],"hardware":[171],"utilization":[172],"inference":[176],"processes":[177],"support":[179],"RRAM\u2019s":[180],"energy-efficient":[181],"computing.":[182],"proposed":[184],"accelerator,":[186],"fabricated":[187],"using":[188],"28-nm":[189],"CMOS":[190],"technology,":[191],"up":[193],"<inline-formula":[195,205,213],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[196,206,214],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[197,207,215],"<tex-math":[198,208,216],"notation=\"LaTeX\">$143{\\times":[199],"}$</tex-math>":[200,210,218],"</inline-formula>":[201,211,219],"improvement,":[204],"notation=\"LaTeX\">$117{\\times":[209],"notation=\"LaTeX\">$144{\\times":[217],"reduction":[220],"in":[221],"power":[224],"latency.":[226]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}