{"id":"https://openalex.org/W4409985322","doi":"https://doi.org/10.1109/jssc.2025.3561880","title":"AIA: A Customized Multi-Core RISC-V SoC for Discrete Sampling Workloads in 16 nm","display_name":"AIA: A Customized Multi-Core RISC-V SoC for Discrete Sampling Workloads in 16 nm","publication_year":2025,"publication_date":"2025-04-30","ids":{"openalex":"https://openalex.org/W4409985322","doi":"https://doi.org/10.1109/jssc.2025.3561880"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2025.3561880","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3561880","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://lirias.kuleuven.be/handle/20.500.12942/765439","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090482289","display_name":"Shirui Zhao","orcid":"https://orcid.org/0000-0003-4280-0578"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Shirui Zhao","raw_affiliation_strings":["Department of Electrical Engineering&#x2014;MICAS, KU Leuven, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering&#x2014;MICAS, KU Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082391782","display_name":"Nimish Shah","orcid":"https://orcid.org/0000-0003-3234-0715"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Nimish Shah","raw_affiliation_strings":["Department of Electrical Engineering&#x2014;MICAS, KU Leuven, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering&#x2014;MICAS, KU Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074451226","display_name":"Wannes Meert","orcid":"https://orcid.org/0000-0001-9560-3872"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Wannes Meert","raw_affiliation_strings":["Department of Computer Science&#x2014;DTAI, KU Leuven, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science&#x2014;DTAI, KU Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012150553","display_name":"Marian Verhelst","orcid":"https://orcid.org/0000-0003-3495-9263"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Marian Verhelst","raw_affiliation_strings":["Department of Electrical Engineering&#x2014;MICAS, KU Leuven, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering&#x2014;MICAS, KU Leuven, Leuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5090482289"],"corresponding_institution_ids":["https://openalex.org/I99464096"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10343024,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"60","issue":"7","first_page":"2447","last_page":"2460"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.566860020160675},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.540172815322876},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43985050916671753},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4262096583843231},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37262850999832153},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33371293544769287},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08299213647842407}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.566860020160675},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.540172815322876},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43985050916671753},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4262096583843231},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37262850999832153},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33371293544769287},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08299213647842407},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2025.3561880","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3561880","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:lirias2repo.kuleuven.be:20.500.12942/765439","is_oa":true,"landing_page_url":"https://lirias.kuleuven.be/handle/20.500.12942/765439","pdf_url":null,"source":{"id":"https://openalex.org/S4306401954","display_name":"Lirias (KU Leuven)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I99464096","host_organization_name":"KU Leuven","host_organization_lineage":["https://openalex.org/I99464096"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"Ieee Journal Of Solid-State Circuits, vol. 60 (7), (2447-2460)","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:lirias2repo.kuleuven.be:20.500.12942/765439","is_oa":true,"landing_page_url":"https://lirias.kuleuven.be/handle/20.500.12942/765439","pdf_url":null,"source":{"id":"https://openalex.org/S4306401954","display_name":"Lirias (KU Leuven)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I99464096","host_organization_name":"KU Leuven","host_organization_lineage":["https://openalex.org/I99464096"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"Ieee Journal Of Solid-State Circuits, vol. 60 (7), (2447-2460)","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8518283964","display_name":null,"funder_award_id":"101088865","funder_id":"https://openalex.org/F4320334678","funder_display_name":"European Research Council"}],"funders":[{"id":"https://openalex.org/F4320322308","display_name":"KU Leuven","ror":"https://ror.org/05f950310"},{"id":"https://openalex.org/F4320334678","display_name":"European Research Council","ror":"https://ror.org/0472cxd90"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W16192384","https://openalex.org/W1014461153","https://openalex.org/W1494192115","https://openalex.org/W2095724929","https://openalex.org/W2135194391","https://openalex.org/W2191830430","https://openalex.org/W2202505358","https://openalex.org/W2300333097","https://openalex.org/W2561201433","https://openalex.org/W2754695535","https://openalex.org/W2792220042","https://openalex.org/W2896556344","https://openalex.org/W2902895875","https://openalex.org/W2921518676","https://openalex.org/W2926374695","https://openalex.org/W2928320209","https://openalex.org/W2941433885","https://openalex.org/W2946485102","https://openalex.org/W2977968305","https://openalex.org/W3035856362","https://openalex.org/W3089611792","https://openalex.org/W3116573416","https://openalex.org/W3127736057","https://openalex.org/W3155846605","https://openalex.org/W3173192496","https://openalex.org/W3211428390","https://openalex.org/W4200594740","https://openalex.org/W4220837341","https://openalex.org/W4280559323","https://openalex.org/W4280615783","https://openalex.org/W4285309026","https://openalex.org/W4293024064","https://openalex.org/W4387319216","https://openalex.org/W4402592760","https://openalex.org/W6607114345","https://openalex.org/W6752474965","https://openalex.org/W6755447188","https://openalex.org/W6774374629","https://openalex.org/W6798472146","https://openalex.org/W6799973254","https://openalex.org/W6802960777","https://openalex.org/W6861823977","https://openalex.org/W6865566449"],"related_works":["https://openalex.org/W3158538495","https://openalex.org/W2045815042","https://openalex.org/W2092226129","https://openalex.org/W2913619905","https://openalex.org/W3125758369","https://openalex.org/W2375898439","https://openalex.org/W2069382761","https://openalex.org/W2028287801","https://openalex.org/W2264548338","https://openalex.org/W4385174200"],"abstract_inverted_index":{"Probabilistic":[0],"models":[1],"(PMs)":[2],"are":[3,34,46],"essential":[4],"in":[5,11,24,52,187,246,250],"advancing":[6],"machine":[7],"learning":[8],"capabilities,":[9],"particularly":[10],"safety-critical":[12],"applications":[13],"involving":[14],"reasoning":[15,97],"and":[16,45,96,112,133,152,154,201,221,248],"decision-making.":[17],"Among":[18],"the":[19,145,159,169,184,204,233,254,260,270],"methods":[20,39],"employed":[21],"for":[22,123,136,144,239],"inference":[23,68,241],"these":[25,61],"models,":[26],"sampling-based":[27],"Markov":[28],"chain":[29,195],"Monte":[30],"Carlo":[31],"(MCMC)":[32],"techniques":[33],"widely":[35],"used.":[36],"However,":[37],"MCMC":[38,188],"come":[40],"with":[41,93],"significant":[42],"computational":[43],"costs":[44,172],"inherently":[47],"challenging":[48],"to":[49,89,107,158,167,244],"parallelize,":[50],"resulting":[51],"inefficient":[53],"execution":[54],"on":[55,183],"conventional":[56],"CPU/GPU":[57],"platforms.":[58],"To":[59,180],"overcome":[60],"challenges,":[62],"this":[63],"article":[64],"presents":[65],"an":[66,103,223],"approximate":[67,125],"accelerator":[69,238],"(AIA),":[70],"a":[71,113,192,207,211],"multi-core":[72],"RISC-V":[73,104,120],"system-on-chip":[74],"(SoC)":[75],"design":[76],"fabricated":[77],"using":[78],"Intel\u2019s":[79],"16":[80,117],"nm":[81],"process":[82],"technology.":[83],"Our":[84],"AIA":[85,100,209],"is":[86,257],"specifically":[87],"designed":[88],"empower":[90],"edge":[91],"devices":[92],"robust":[94],"decision-making":[95],"abilities.":[98],"The":[99],"architecture":[101],"incorporates":[102],"host":[105],"processor":[106],"manage":[108],"chip-to-chip":[109],"data":[110,170,175],"communication":[111],"2-D":[114],"mesh":[115],"of":[116,147,163,173,215,226,263,266],"custom":[118,131],"versatile":[119],"cores":[121],"optimized":[122],"high-efficiency":[124],"inference.":[126],"Each":[127],"core":[128],"features:":[129],"1)":[130],"instructions":[132],"datapath":[134],"blocks":[135],"non-normalized":[137],"Knuth\u2013Yao":[138],"(KY)":[139],"sampling,":[140],"as":[141,143],"well":[142],"interpolation":[146],"non-linear":[148],"functions":[149],"(e.g.,":[150],"logarithmic":[151],"exponential),":[153],"2)":[155],"direct":[156],"data-access":[157],"register":[160],"file":[161],"(RF)":[162],"each":[164],"neighboring":[165],"core,":[166],"reduce":[168],"movement":[171],"frequent":[174],"exchanges":[176],"between":[177],"nearby":[178],"cores.":[179,205],"further":[181],"capitalize":[182],"parallelism":[185],"potential":[186],"algorithms,":[189],"we":[190],"developed":[191],"specialized":[193],"compile":[194],"that":[196],"enables":[197],"efficient":[198],"spatial":[199],"mapping":[200,262],"scheduling":[202],"across":[203],"As":[206],"result,":[208],"attains":[210],"peak":[212],"sampling":[213],"rate":[214],"1277":[216],"MSamples/s":[217],"at":[218,229],"0.9":[219],"V":[220],"achieves":[222],"energy":[224,251],"efficiency":[225],"20":[227],"GSamples/s/W":[228],"0.7":[230],"V,":[231],"surpassing":[232],"previous":[234],"state-of-the-art":[235],"(SotA)":[236],"ASIC":[237],"probabilistic":[240],"by":[242],"up":[243],"6\u00d7":[245],"speed":[247],"5\u00d7":[249],"efficiency.":[252],"Furthermore,":[253],"AIA\u2019s":[255],"versatility":[256],"demonstrated":[258],"through":[259],"successful":[261],"different":[264],"types":[265],"PM":[267],"workloads":[268],"onto":[269],"chip.":[271]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
