{"id":"https://openalex.org/W4407169269","doi":"https://doi.org/10.1109/jssc.2025.3529738","title":"A Monolithic 5.7 A/mm<sup>2</sup> 91% Peak Efficiency Scalable Multistage Modular Switched Capacitor Voltage Regulator for Base Die Vertical Power Delivery in 3D-ICs","display_name":"A Monolithic 5.7 A/mm<sup>2</sup> 91% Peak Efficiency Scalable Multistage Modular Switched Capacitor Voltage Regulator for Base Die Vertical Power Delivery in 3D-ICs","publication_year":2025,"publication_date":"2025-02-05","ids":{"openalex":"https://openalex.org/W4407169269","doi":"https://doi.org/10.1109/jssc.2025.3529738"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2025.3529738","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3529738","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052857735","display_name":"Xiaosen Liu","orcid":"https://orcid.org/0000-0003-2767-215X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xiaosen Liu","raw_affiliation_strings":["Intel Labs, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102333897","display_name":"Jingshu Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jingshu Yu","raw_affiliation_strings":["Intel Labs, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023396373","display_name":"Minxiang Gong","orcid":"https://orcid.org/0000-0002-5426-7697"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Minxiang Gong","raw_affiliation_strings":["Intel Labs, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063453028","display_name":"Nicolas Butzen","orcid":"https://orcid.org/0000-0002-4242-5563"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nicolas Butzen","raw_affiliation_strings":["Intel Labs, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054252150","display_name":"Sheldon Weng","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sheldon Weng","raw_affiliation_strings":["Intel Labs, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043243464","display_name":"Harish K. Krishnamurthy","orcid":"https://orcid.org/0000-0001-5927-8339"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Harish K. Krishnamurthy","raw_affiliation_strings":["Intel Labs, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061932619","display_name":"Krishnan Ravichandran","orcid":"https://orcid.org/0000-0003-2271-4314"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnan Ravichandran","raw_affiliation_strings":["Intel Labs, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045804811","display_name":"Ramez Hosseinian Ahangharnejhad","orcid":"https://orcid.org/0000-0003-1398-0397"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramez H. Ahangharnejhad","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016824925","display_name":"W. H. N. James","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Waldemer James","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111301666","display_name":"Pelto Christopher","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pelto Christopher","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067753561","display_name":"James Tschanz","orcid":"https://orcid.org/0000-0003-0317-4332"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James W. Tschanz","raw_affiliation_strings":["Intel Labs, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Intel Labs, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":12,"corresponding_author_ids":["https://openalex.org/A5052857735"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":2.7893,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.89377124,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":"60","issue":"4","first_page":"1265","last_page":"1276"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.7198973894119263},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.646517276763916},{"id":"https://openalex.org/keywords/regulator","display_name":"Regulator","score":0.5787237286567688},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5697231292724609},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.5047606229782104},{"id":"https://openalex.org/keywords/base","display_name":"Base (topology)","score":0.5004031658172607},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.48606088757514954},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.47582390904426575},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.453967422246933},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4449618458747864},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4205816984176636},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3605504035949707},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.241784930229187},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18348300457000732},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.18048804998397827},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17114314436912537},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.14848917722702026},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09022462368011475}],"concepts":[{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.7198973894119263},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.646517276763916},{"id":"https://openalex.org/C6929976","wikidata":"https://www.wikidata.org/wiki/Q3771881","display_name":"Regulator","level":3,"score":0.5787237286567688},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5697231292724609},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.5047606229782104},{"id":"https://openalex.org/C42058472","wikidata":"https://www.wikidata.org/wiki/Q810214","display_name":"Base (topology)","level":2,"score":0.5004031658172607},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.48606088757514954},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.47582390904426575},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.453967422246933},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4449618458747864},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4205816984176636},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3605504035949707},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.241784930229187},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18348300457000732},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.18048804998397827},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17114314436912537},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.14848917722702026},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09022462368011475},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2025.3529738","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3529738","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[{"id":"https://openalex.org/F4320337504","display_name":"Research and Development","ror":"https://ror.org/027s68j25"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1990884219","https://openalex.org/W2592669763","https://openalex.org/W2614824672","https://openalex.org/W2748346921","https://openalex.org/W2899167122","https://openalex.org/W2906622886","https://openalex.org/W2920872374","https://openalex.org/W4220685586","https://openalex.org/W4220881610","https://openalex.org/W4221120438","https://openalex.org/W4280545353","https://openalex.org/W4286571695","https://openalex.org/W4360605419","https://openalex.org/W4360605439","https://openalex.org/W4360605898","https://openalex.org/W4389104946","https://openalex.org/W4392739373","https://openalex.org/W4392739440","https://openalex.org/W4392739488","https://openalex.org/W4392776461","https://openalex.org/W4400314847","https://openalex.org/W6734702650","https://openalex.org/W6760779195"],"related_works":["https://openalex.org/W2162608205","https://openalex.org/W3118733905","https://openalex.org/W2027119732","https://openalex.org/W4235776600","https://openalex.org/W4253603912","https://openalex.org/W1546467082","https://openalex.org/W2371267182","https://openalex.org/W2124313625","https://openalex.org/W2135535776","https://openalex.org/W2736802678"],"abstract_inverted_index":{"The":[0,127,155],"rapid":[1],"increase":[2],"of":[3,10,59],"silicon":[4],"die":[5],"area":[6,43],"and":[7,47,50,61,99,111,134],"power":[8,16,22,26],"requirements":[9],"modern":[11],"processors,":[12],"requires":[13],"a":[14,34,77,141],"minimal":[15],"delivery":[17,23,27],"footprint.":[18],"Unlike":[19],"conventional":[20],"lateral":[21],"(LPD),":[24],"vertical":[25],"(VPD)":[28],"with":[29,66,106,121,140],"high":[30],"input":[31],"voltage":[32,63,100,124],"offers":[33],"higher":[35,152,176],"density":[36,139,178],"solution,":[37],"freeing":[38],"up":[39],"the":[40,57,160],"top-side":[41],"package":[42],"for":[44,89],"more":[45],"compute":[46],"memory":[48],"dice,":[49],"significantly":[51],"improving":[52],"overall":[53],"energy":[54,113],"efficiency.":[55],"However,":[56],"development":[58],"high-voltage":[60],"high-efficiency":[62],"regulators":[64],"(VRs)":[65],"low-profile":[67],"passives":[68],"has":[69],"lagged":[70],"behind":[71],"these":[72],"advancements.":[73],"This":[74],"article":[75],"presents":[76],"monolithic":[78,164],"multistage":[79],"modular":[80],"switched":[81],"capacitor":[82],"VR":[83],"(MMSCVR)":[84],"in":[85,96],"16":[86],"nm":[87],"CMOS":[88],"VPD.":[90],"It":[91],"features:":[92],"1)":[93],"scalable":[94],"design":[95],"both":[97],"current":[98,138,177],"domains;":[101],"2)":[102],"optimal":[103],"deadtime":[104,108],"control":[105],"self-timed":[107],"generator":[109,125],"(STDG);":[110],"3)":[112],"efficient,":[114],"electrical":[115],"overstress":[116],"(EOS)":[117],"free":[118],"start-up":[119],"sequence":[120],"multilevel":[122],"mid-rail":[123],"(MMVG).":[126],"proposed":[128],"solution":[129],"demonstrates":[130],"90.6%":[131],"peak":[132,137],"efficiency":[133],"5.7":[135],"A/mm2":[136],"3-to-1":[142],"V":[143,157,166],"conversion\u2014":[144],"<inline-formula":[145,169],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[146,170],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[147,171],"<tex-math":[148,172],"notation=\"LaTeX\">$4.9{\\times":[149],"}$":[150,174],"</tex-math></inline-formula>":[151,175],"than":[153,179],"state-of-the-art.":[154],"4-to-1":[156,165],"variant":[158],"is":[159],"first":[161],"high-density":[162],"fully":[163],"SCVR,":[167],"achieving":[168],"notation=\"LaTeX\">$7.8{\\times":[173],"any":[180],"prior":[181],"art":[182],"using":[183],"off-chip":[184],"capacitors.":[185]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}