{"id":"https://openalex.org/W4406983056","doi":"https://doi.org/10.1109/jssc.2025.3529249","title":"Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12-nm FinFET","display_name":"Occamy: A 432-Core Dual-Chiplet Dual-HBM2E 768-DP-GFLOP/s RISC-V System for 8-to-64-bit Dense and Sparse Computing in 12-nm FinFET","publication_year":2025,"publication_date":"2025-01-30","ids":{"openalex":"https://openalex.org/W4406983056","doi":"https://doi.org/10.1109/jssc.2025.3529249"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2025.3529249","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3529249","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["arxiv","crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/20.500.11850/714898","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052998498","display_name":"Paul Scheffler","orcid":"https://orcid.org/0000-0003-4230-1381"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Paul Scheffler","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085591358","display_name":"Thomas Benz","orcid":"https://orcid.org/0000-0002-0326-9676"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Thomas Benz","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062172879","display_name":"Viviane Potocnik","orcid":"https://orcid.org/0009-0004-9412-6081"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Viviane Potocnik","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103019315","display_name":"Tim Fischer","orcid":"https://orcid.org/0009-0007-9700-1286"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Tim Fischer","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5094583316","display_name":"Luca Colagrande","orcid":"https://orcid.org/0000-0002-7986-1975"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Luca Colagrande","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058751476","display_name":"Nils Wistoff","orcid":"https://orcid.org/0000-0002-8683-8060"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Nils Wistoff","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100625410","display_name":"Yichao Zhang","orcid":"https://orcid.org/0009-0008-7508-599X"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Yichao Zhang","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062088050","display_name":"Luca Bertaccini","orcid":"https://orcid.org/0000-0002-3011-6368"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Luca Bertaccini","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069061522","display_name":"Gianmarco Ottavi","orcid":"https://orcid.org/0000-0003-0041-7917"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianmarco Ottavi","raw_affiliation_strings":["Department of Electrical, Electronic and Information Engineering (DEI), University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic and Information Engineering (DEI), University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046213192","display_name":"Manuel Eggimann","orcid":"https://orcid.org/0000-0001-8395-7585"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Manuel Eggimann","raw_affiliation_strings":["Axelera AI, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Axelera AI, Zurich, Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003158529","display_name":"Matheus Cavalcante","orcid":"https://orcid.org/0000-0001-9199-1708"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Matheus Cavalcante","raw_affiliation_strings":["Robust Systems Group (RSG), Computer Systems Laboratory (CSL), Stanford University, Stanford, CA, USA","Computer Systems Laboratory (CSL), Robust Systems Group (RSG), Stanford University, Stanford, CA, USA"],"affiliations":[{"raw_affiliation_string":"Robust Systems Group (RSG), Computer Systems Laboratory (CSL), Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Computer Systems Laboratory (CSL), Robust Systems Group (RSG), Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042519536","display_name":"Gianna Paulin","orcid":"https://orcid.org/0000-0002-1310-0911"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gianna Paulin","raw_affiliation_strings":["Robust Systems Group (RSG), Computer Systems Laboratory (CSL), Stanford University, Stanford, CA, USA","Axelera AI, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Robust Systems Group (RSG), Computer Systems Laboratory (CSL), Stanford University, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Axelera AI, Zurich, Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055101588","display_name":"Frank K. G\u00fcrkaynak","orcid":"https://orcid.org/0000-0002-8476-554X"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Frank K. G\u00fcrkaynak","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023905268","display_name":"Davide Rossi","orcid":"https://orcid.org/0000-0002-0651-5393"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Rossi","raw_affiliation_strings":["Department of Electrical, Electronic and Information Engineering (DEI), University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic and Information Engineering (DEI), University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory (IIS), ETH Zurich, Z&#x00FC;rich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":15,"corresponding_author_ids":["https://openalex.org/A5052998498"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":5.1186,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.94937821,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"60","issue":"4","first_page":"1324","last_page":"1338"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9794999957084656,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.978600025177002,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.7836036682128906},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.50926673412323},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.5054936408996582},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.469909131526947},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4561331868171692},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.41592806577682495},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07262414693832397},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07117500901222229}],"concepts":[{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.7836036682128906},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.50926673412323},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.5054936408996582},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.469909131526947},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4561331868171692},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.41592806577682495},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07262414693832397},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07117500901222229},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/jssc.2025.3529249","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2025.3529249","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:www.research-collection.ethz.ch:20.500.11850/714898","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.11850/714898","pdf_url":null,"source":{"id":"https://openalex.org/S4306402302","display_name":"Repository for Publications and Research Data (ETH Zurich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I35440088","host_organization_name":"ETH Zurich","host_organization_lineage":["https://openalex.org/I35440088"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"IEEE Journal of Solid-State Circuits, 60 (4)","raw_type":"info:eu-repo/semantics/acceptedVersion"},{"id":"pmh:oai:arXiv.org:2501.07330","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2501.07330","pdf_url":"https://arxiv.org/pdf/2501.07330","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"doi:10.3929/ethz-b-000714898","is_oa":true,"landing_page_url":"https://doi.org/10.3929/ethz-b-000714898","pdf_url":null,"source":{"id":"https://openalex.org/S7407051236","display_name":"ETH Z\u00fcrich Research Collection","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article-journal"}],"best_oa_location":{"id":"pmh:oai:www.research-collection.ethz.ch:20.500.11850/714898","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.11850/714898","pdf_url":null,"source":{"id":"https://openalex.org/S4306402302","display_name":"Repository for Publications and Research Data (ETH Zurich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I35440088","host_organization_name":"ETH Zurich","host_organization_lineage":["https://openalex.org/I35440088"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"IEEE Journal of Solid-State Circuits, 60 (4)","raw_type":"info:eu-repo/semantics/acceptedVersion"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7200000286102295}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":57,"referenced_works":["https://openalex.org/W2035080386","https://openalex.org/W2130187411","https://openalex.org/W2153959628","https://openalex.org/W2794952988","https://openalex.org/W2979310060","https://openalex.org/W2979747168","https://openalex.org/W2980186997","https://openalex.org/W2980270412","https://openalex.org/W2980612421","https://openalex.org/W2981938893","https://openalex.org/W2997329429","https://openalex.org/W3013692244","https://openalex.org/W3015851914","https://openalex.org/W3016212306","https://openalex.org/W3089579782","https://openalex.org/W3094389730","https://openalex.org/W3103168911","https://openalex.org/W3114479342","https://openalex.org/W3134495297","https://openalex.org/W3161212090","https://openalex.org/W3175189837","https://openalex.org/W3187908937","https://openalex.org/W3191906639","https://openalex.org/W3205213976","https://openalex.org/W3208370264","https://openalex.org/W3213407904","https://openalex.org/W4205954071","https://openalex.org/W4214718338","https://openalex.org/W4220687339","https://openalex.org/W4220980777","https://openalex.org/W4282959339","https://openalex.org/W4297097464","https://openalex.org/W4312191554","https://openalex.org/W4312342987","https://openalex.org/W4376123125","https://openalex.org/W4376632753","https://openalex.org/W4388109028","https://openalex.org/W4388469806","https://openalex.org/W4389576338","https://openalex.org/W4391944268","https://openalex.org/W4391987273","https://openalex.org/W4392719523","https://openalex.org/W4395680528","https://openalex.org/W4396605255","https://openalex.org/W4399438280","https://openalex.org/W4401880104","https://openalex.org/W4401880712","https://openalex.org/W4402451456","https://openalex.org/W4404134088","https://openalex.org/W6639917875","https://openalex.org/W6726873649","https://openalex.org/W6764770523","https://openalex.org/W6774097426","https://openalex.org/W6790503700","https://openalex.org/W6852927819","https://openalex.org/W6854308872","https://openalex.org/W6858842881"],"related_works":["https://openalex.org/W1993191611","https://openalex.org/W2023938924","https://openalex.org/W4401449716","https://openalex.org/W2918840249","https://openalex.org/W1991859582","https://openalex.org/W2110053126","https://openalex.org/W2079303253","https://openalex.org/W2104702637","https://openalex.org/W4248099758","https://openalex.org/W2979015021"],"abstract_inverted_index":{"Machine":[0],"learning":[1],"(ML)":[2],"and":[3,11,26,58,67,71,82,116,136,153,172,196,209,214,219],"high-performance":[4],"computing":[5],"(HPC)":[6],"applications":[7],"increasingly":[8],"combine":[9],"dense":[10,66,92,215],"sparse":[12,68],"memory":[13],"access":[14],"computations":[15],"to":[16,32,64,190,207],"maximize":[17],"storage":[18],"efficiency.":[19,42],"However,":[20],"existing":[21],"central":[22],"processing":[23,28],"units":[24,29,61],"(CPUs)":[25],"graphics":[27],"(GPUs)":[30],"struggle":[31],"flexibly":[33],"handle":[34],"these":[35],"heterogeneous":[36],"workloads":[37],"with":[38,53],"consistently":[39],"high":[40],"compute":[41,77,119,156,198],"We":[43,74],"present":[44],"Occamy,":[45],"a":[46,54,88,98,117,154,186,197,237],"432-core,":[47],"768-DP-GFLOP/s,":[48],"dual-HBM2E,":[49],"dual-chiplet":[50],"RISC-V":[51],"system":[52],"latency-tolerant":[55],"hierarchical":[56],"interconnect":[57],"in-core":[59],"streaming":[60],"(SUs)":[62],"designed":[63],"accelerate":[65],"FP8-to-FP64":[69],"ML":[70,224],"HPC":[72],"workloads.":[73,226],"implement":[75],"Occamy\u2019s":[76,227],"chiplets":[78],"in":[79,87],"12-nm":[80],"FinFET":[81],"its":[83],"passive":[84],"interposer,":[85],"Hedwig,":[86],"65-nm":[89],"node.":[90],"On":[91,106,145,181],"linear":[93],"algebra":[94],"(LA),":[95],"Occamy":[96,109,184],"achieves":[97,149],"competitive":[99],"floating-point":[100],"unit":[101],"(FPU)":[102],"utilization":[103,113,152,212],"of":[104,114,121,158,188,200],"89%.":[105],"stencil":[107],"codes,":[108],"reaches":[110,185],"an":[111],"FPU":[112,151,211],"83%":[115],"technology-node-normalized":[118],"density":[120,157,199],"11.1":[122],"DP-GFLOP/s/mm2,":[123,160],"leading":[124],"state-of-the-art":[125],"(SoA)":[126],"processors":[127],"by":[128,164],"<inline-formula":[129,137,165,173],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[130,138,166,174],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[131,139,167,175],"<tex-math":[132,140,168,176],"notation=\"LaTeX\">$1.7\\times":[133],"$":[134,142,170,178],"</tex-math></inline-formula>":[135,171],"notation=\"LaTeX\">$1.2\\times":[141],"</tex-math></inline-formula>,":[143,179],"respectively.":[144,180],"sparse-dense":[146],"LA,":[147,183],"it":[148],"42%":[150],"normalized":[155],"5.95":[159],"surpassing":[161],"the":[162],"SoA":[163],"notation=\"LaTeX\">$5.2\\times":[169],"notation=\"LaTeX\">$11\\times":[177],"sparse\u2013sparse":[182],"throughput":[187],"up":[189,206],"187":[191],"GCOMP/s":[192],"at":[193],"17.4":[194],"GCOMP/s/W":[195],"3.63":[201],"GCOMP/s/mm2.":[202],"Finally,":[203],"we":[204],"reach":[205],"75%":[208],"54%":[210],"on":[213],"(large":[216],"language":[217],"model)":[218],"graph-sparse":[220],"(graph":[221],"convolutional":[222],"network)":[223],"inference":[225],"register":[228],"transfer":[229],"level":[230],"(RTL)":[231],"description":[232],"is":[233],"freely":[234],"available":[235],"under":[236],"permissive":[238],"open-source":[239],"license.":[240]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":6}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}