{"id":"https://openalex.org/W4405304047","doi":"https://doi.org/10.1109/jssc.2024.3509958","title":"A 3 nm-FinFET 4.3 GHz 21.1 Mb/mm <sup>2</sup> Double-Pumping 1-Read and 1-Write Psuedo-2-Port SRAM With a Folded Bitline Multi-Bank Architecture","display_name":"A 3 nm-FinFET 4.3 GHz 21.1 Mb/mm <sup>2</sup> Double-Pumping 1-Read and 1-Write Psuedo-2-Port SRAM With a Folded Bitline Multi-Bank Architecture","publication_year":2024,"publication_date":"2024-12-12","ids":{"openalex":"https://openalex.org/W4405304047","doi":"https://doi.org/10.1109/jssc.2024.3509958"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2024.3509958","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2024.3509958","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029783577","display_name":"Masaru Haraguchi","orcid":null},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]},{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW","US"],"is_corresponding":false,"raw_author_name":"Masaru Haraguchi","raw_affiliation_strings":["Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Yokohama, Kanagawa, Japan","Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Kanagawa, Japan"],"raw_orcid":"https://orcid.org/0009-0008-7211-7175","affiliations":[{"raw_affiliation_string":"Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I1334877674"]},{"raw_affiliation_string":"Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078086871","display_name":"Yorinobu Fujino","orcid":null},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]},{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW","US"],"is_corresponding":false,"raw_author_name":"Yorinobu Fujino","raw_affiliation_strings":["Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Yokohama, Kanagawa, Japan","Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I1334877674"]},{"raw_affiliation_string":"Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031531908","display_name":"Yoshisato Yokoyama","orcid":"https://orcid.org/0000-0001-8552-4070"},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]},{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW","US"],"is_corresponding":false,"raw_author_name":"Yoshisato Yokoyama","raw_affiliation_strings":["Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Yokohama, Kanagawa, Japan","Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I1334877674"]},{"raw_affiliation_string":"Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054699684","display_name":"Ming\u2010Hung Chang","orcid":"https://orcid.org/0009-0003-8319-3927"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Hung Chang","raw_affiliation_strings":["Memory Solution Division, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memory Solution Division, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102914090","display_name":"Yu-Hao Hsu","orcid":"https://orcid.org/0000-0002-3165-1960"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Hao Hsu","raw_affiliation_strings":["Memory Solution Division, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memory Solution Division, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102615711","display_name":"Hong-Chen Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hong-Chen Cheng","raw_affiliation_strings":["Memory Solution Division, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memory Solution Division, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047952713","display_name":"Koji Nii","orcid":"https://orcid.org/0000-0002-9986-5308"},"institutions":[{"id":"https://openalex.org/I1334877674","display_name":"Taiwan Semiconductor Manufacturing Company (United States)","ror":"https://ror.org/02rvfjx92","country_code":"US","type":"company","lineage":["https://openalex.org/I1334877674","https://openalex.org/I4210120917"]},{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW","US"],"is_corresponding":false,"raw_author_name":"Koji Nii","raw_affiliation_strings":["Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Yokohama, Kanagawa, Japan","Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Kanagawa, Japan"],"raw_orcid":"https://orcid.org/0000-0002-9986-5308","affiliations":[{"raw_affiliation_string":"Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I1334877674"]},{"raw_affiliation_string":"Japan Memory Design Program, Memory Solution Division, Taiwan Semiconductor Manufacturing Company (TSMC) Design Technology Japan, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066037916","display_name":"Yih Wang","orcid":"https://orcid.org/0000-0002-4580-2870"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yih Wang","raw_affiliation_strings":["Memory Solution Division, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memory Solution Division, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114087240","display_name":"Tsung-Yung Jonathan Chang","orcid":"https://orcid.org/0009-0007-6505-5474"},"institutions":[{"id":"https://openalex.org/I4210120917","display_name":"Taiwan Semiconductor Manufacturing Company (Taiwan)","ror":"https://ror.org/02wx79d08","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210120917"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsung-Yung Jonathan Chang","raw_affiliation_strings":["Memory Solution Division, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Memory Solution Division, Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210120917"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.19160332,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"60","issue":"1","first_page":"197","last_page":"204"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.6174511313438416},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5732892751693726},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5283031463623047},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.46228551864624023},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34789228439331055},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.2962864637374878},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2531394958496094},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1821775734424591}],"concepts":[{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.6174511313438416},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5732892751693726},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5283031463623047},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.46228551864624023},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34789228439331055},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.2962864637374878},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2531394958496094},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1821775734424591}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2024.3509958","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2024.3509958","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7799999713897705,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1753784006","https://openalex.org/W1998377849","https://openalex.org/W2526294058","https://openalex.org/W2540174865","https://openalex.org/W2779962955","https://openalex.org/W2784044625","https://openalex.org/W3009420278","https://openalex.org/W4389065449","https://openalex.org/W4401687401","https://openalex.org/W6645315236","https://openalex.org/W6646651391","https://openalex.org/W6670984688","https://openalex.org/W6685003241","https://openalex.org/W6696294842","https://openalex.org/W6749117767","https://openalex.org/W6851223737","https://openalex.org/W6855219944","https://openalex.org/W6862539009"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W4392590355","https://openalex.org/W4404995717","https://openalex.org/W3151633427","https://openalex.org/W2016187641","https://openalex.org/W2212894501","https://openalex.org/W4404725684","https://openalex.org/W2793465010","https://openalex.org/W3024050170"],"abstract_inverted_index":{"A":[0,26],"double-pumped":[1],"1-read":[2],"and":[3,47,91,98,121,142,202],"1-write":[4],"pseudo-2-port":[5],"6T":[6],"static":[7],"random":[8],"access":[9],"memory":[10,197],"(SRAM)":[11],"with":[12,38],"folded":[13],"bitline":[14],"(BL)":[15],"multi-bank":[16],"(MB)":[17],"architecture":[18],"is":[19,31,199,210],"demonstrated":[20],"on":[21,102],"3":[22],"nm":[23],"FinFET":[24],"technology.":[25],"new":[27],"self-timed":[28],"clock":[29,49],"generator":[30,50],"proposed":[32],"to":[33,107,124],"optimize":[34],"wordline":[35],"(WL)":[36],"negating":[37],"shortcut":[39],"path":[40],"circuit":[41,46,83],"(WLNS).":[42],"sense-amplifier-enable":[43],"interlocking":[44],"(SAEI)":[45],"the":[48,57,70,74,103,139,147,161,196],"can":[51],"provide":[52],"a":[53,85,108,155,179,215],"3.6%":[54],"increase":[55,181],"in":[56,111,182,214],"maximum":[58],"operating":[59],"frequency":[60],"(<inline-formula":[61],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[62,113,127,184,204,224],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[63,114,128,185,205,225],"<tex-math":[64,115,129,186,206,226],"notation=\"LaTeX\">$f_{\\text":[65,116,130,187,207],"{MAX}}$":[66,117,131,188,208],"</tex-math></inline-formula>)":[67],"by":[68,94,134,166],"minimizing":[69],"tail":[71],"period":[72],"of":[73,217,220],"read":[75,90],"operation.":[76],"The":[77,119,170],"data":[78,100],"pre-loading":[79],"write":[80,92,99,143],"driver":[81,144],"(PLWD)":[82],"facilitates":[84],"shorter":[86],"separation":[87],"time":[88],"between":[89,138],"operations":[93],"overlapping":[95],"BL":[96,140],"pre-charge":[97,141],"loading":[101],"BL,":[104],"thereby":[105],"leading":[106],"4.4%":[109],"improvement":[110],"<inline-formula":[112,126,183,203,223],"</tex-math></inline-formula>.":[118],"WLNS":[120],"PLWD":[122],"contribute":[123],"2.4%":[125],"</tex-math></inline-formula>":[132,189,209,229],"gain":[133],"promoting":[135],"contention-free":[136],"features":[137],"circuits.":[145],"Furthermore,":[146],"real-time":[148],"dynamic":[149],"performance":[150],"scaling":[151],"(RTDPS)":[152],"feature":[153],"ensures":[154],"robust":[156],"SRAM":[157],"read/write":[158],"operation":[159],"across":[160],"entire":[162],"supply":[163],"voltage":[164,192],"range":[165],"optimizing":[167],"WL":[168],"pulsewidth.":[169],"test":[171],"chip":[172],"measurement":[173],"results":[174],"show":[175],"that":[176],"it":[177],"achieves":[178],"5.9%":[180],"at":[190],"high":[191],"ranges.":[193],"In":[194],"addition,":[195],"density":[198],"21.1":[200],"Mb/mm2,":[201],"4.3":[211],"GHz,":[212],"resulting":[213],"figure":[216],"merit":[218],"(FoM)":[219],"90.7":[221],"GHz":[222],"notation=\"LaTeX\">$\\times":[227],"$":[228],"Mb/mm2/V.":[230]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2024-12-13T00:00:00"}