{"id":"https://openalex.org/W4405023016","doi":"https://doi.org/10.1109/jssc.2024.3507915","title":"An Intrinsically PVT Robust 10-bit 2.6-GS/s Dynamic Pipelined ADC With Dual-Path Time-Assisted Residue Generation Scheme","display_name":"An Intrinsically PVT Robust 10-bit 2.6-GS/s Dynamic Pipelined ADC With Dual-Path Time-Assisted Residue Generation Scheme","publication_year":2024,"publication_date":"2024-12-04","ids":{"openalex":"https://openalex.org/W4405023016","doi":"https://doi.org/10.1109/jssc.2024.3507915"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2024.3507915","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2024.3507915","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024209693","display_name":"Junyan Hao","orcid":null},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO"],"is_corresponding":true,"raw_author_name":"Junyan Hao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China","Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Macau, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I204512498"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, University of Macau, Macau, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Minglei Zhang","orcid":"https://orcid.org/0000-0001-7220-0464"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO"],"is_corresponding":false,"raw_author_name":"Minglei Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China","Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macau, China"],"raw_orcid":"https://orcid.org/0000-0001-7220-0464","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I204512498"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macau, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Zijian Liu","orcid":"https://orcid.org/0009-0006-6208-3747"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO"],"is_corresponding":false,"raw_author_name":"Zijian Liu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China","Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macau, China"],"raw_orcid":"https://orcid.org/0009-0006-6208-3747","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I204512498"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macau, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yanbo Zhang","orcid":"https://orcid.org/0009-0006-0861-8181"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanbo Zhang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0009-0006-0861-8181","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100635138","display_name":"Shubin Liu","orcid":"https://orcid.org/0000-0002-9942-0069"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shubin Liu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0002-9942-0069","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0002-7764-1928","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Ministry of Education, School of Integrated Circuits, Key Laboratory of Analog Integrated Circuits and Systems, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yan Zhu","orcid":"https://orcid.org/0000-0002-9610-0641"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO"],"is_corresponding":false,"raw_author_name":"Yan Zhu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China","Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macau, China"],"raw_orcid":"https://orcid.org/0000-0002-9610-0641","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I204512498"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macau, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO"],"is_corresponding":false,"raw_author_name":"Rui P. Martins","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China","Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macau, China"],"raw_orcid":"https://orcid.org/0000-0003-2821-648X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I204512498"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macau, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I204512498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000744877","display_name":"Chi\u2013Hang Chan","orcid":null},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO"],"is_corresponding":false,"raw_author_name":"Chi-Hang Chan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China","Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macau, China"],"raw_orcid":"https://orcid.org/0000-0002-7635-1101","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I204512498"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macau, China","institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I204512498"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5024209693"],"corresponding_institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"],"apc_list":null,"apc_paid":null,"fwci":0.5227,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.63089296,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"60","issue":"7","first_page":"2545","last_page":"2557"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/residue","display_name":"Residue (chemistry)","score":0.5896219611167908},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.42276620864868164},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3462759256362915},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.31949305534362793}],"concepts":[{"id":"https://openalex.org/C2781338088","wikidata":"https://www.wikidata.org/wiki/Q903495","display_name":"Residue (chemistry)","level":2,"score":0.5896219611167908},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42276620864868164},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3462759256362915},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.31949305534362793},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2024.3507915","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2024.3507915","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6000000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1296667907","display_name":null,"funder_award_id":"62090043","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2791568317","display_name":null,"funder_award_id":"0129/2024/AMJ","funder_id":"https://openalex.org/F4320321655","funder_display_name":"Science and Technology Development Fund"},{"id":"https://openalex.org/G3386875254","display_name":null,"funder_award_id":"0105/2022/AFJ","funder_id":"https://openalex.org/F4320321655","funder_display_name":"Science and Technology Development Fund"},{"id":"https://openalex.org/G7916285504","display_name":null,"funder_award_id":"004/2023/SKL","funder_id":"https://openalex.org/F4320321655","funder_display_name":"Science and Technology Development Fund"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321655","display_name":"Science and Technology Development Fund","ror":"https://ror.org/044vr6g03"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1973376020","https://openalex.org/W2020287356","https://openalex.org/W2098175786","https://openalex.org/W2125229038","https://openalex.org/W2133313666","https://openalex.org/W2537775509","https://openalex.org/W2592515961","https://openalex.org/W2592800647","https://openalex.org/W2604162583","https://openalex.org/W2749655596","https://openalex.org/W2751381103","https://openalex.org/W2772200284","https://openalex.org/W2906404755","https://openalex.org/W2941115622","https://openalex.org/W2975781870","https://openalex.org/W2976506721","https://openalex.org/W2988320438","https://openalex.org/W3000227939","https://openalex.org/W3020936220","https://openalex.org/W3021649129","https://openalex.org/W3048442933","https://openalex.org/W3092218596","https://openalex.org/W3130882026","https://openalex.org/W3159537255","https://openalex.org/W3183417249","https://openalex.org/W4206136496","https://openalex.org/W4291653258","https://openalex.org/W4313270722","https://openalex.org/W4313476588","https://openalex.org/W4360605433","https://openalex.org/W4360606251","https://openalex.org/W4392746201"],"related_works":["https://openalex.org/W4387497383","https://openalex.org/W2948807893","https://openalex.org/W2899084033","https://openalex.org/W2778153218","https://openalex.org/W2748952813","https://openalex.org/W1531601525","https://openalex.org/W4391375266","https://openalex.org/W2078814861","https://openalex.org/W2527526854","https://openalex.org/W1976181487"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,11,27,32,62,82,127,136,144,151,155,160,175,181],"single-channel":[4],"10-bit":[5],"pipelined":[6,133],"analog-to-digital":[7],"converter":[8,24],"(ADC)":[9],"with":[10,61,86,150],"dual-path":[12],"time-assisted":[13],"residue":[14,38,50,54,58,79],"generation":[15,59],"(TARG)":[16],"technique":[17],"running":[18],"at":[19,154],"2.6":[20],"GS/s.":[21],"A":[22],"voltage-to-time":[23],"(VTC)":[25],"driving":[26],"current-integrating":[28],"capacitor":[29],"array":[30],"through":[31],"time":[33,53],"pulse":[34],"facilitates":[35],"the":[36,42,49,57,73,77,99,104,109,113,131],"inter-stage":[37,84],"amplification,":[39],"which":[40],"decouples":[41],"constraint":[43],"between":[44],"linearity":[45,64,88],"and":[46,66,89,121,139,143,171,180],"speed":[47],"of":[48,94,103,163,178,184],"generation.":[51],"The":[52,166],"path":[55,80],"shortens":[56],"period":[60],"lower":[63],"requirement":[65],"quantizes":[67],"4":[68],"bits":[69],"simultaneously,":[70],"speeding":[71],"up":[72],"sub-stage":[74],"ADC":[75,115,134],"conversion;":[76],"voltage":[78],"achieves":[81,135],"dedicated":[83],"gain":[85],"high":[87],"relaxed":[90],"timing,":[91],"suppressing":[92],"noise":[93],"its":[95],"subsequent":[96],"stages.":[97],"Furthermore,":[98],"inherent":[100],"complementation":[101],"characteristic":[102],"voltage-time\u2013voltage":[105],"(V-T\u2013V)":[106],"conversion":[107],"in":[108,126],"TARG":[110],"scheme":[111],"makes":[112],"prototype":[114],"intrinsically":[116],"robust":[117],"to":[118,193],"process,":[119,130],"voltage,":[120],"temperature":[122,182],"(PVT)":[123],"variations.":[124],"Fabricated":[125],"28-nm":[128],"CMOS":[129],"2.6-GS/s":[132],"51.4-dB":[137],"signal-to-noise":[138],"distortion":[140],"ratio":[141],"(SNDR)":[142],"71.0-dB":[145],"spurious-free":[146],"dynamic":[147],"range":[148,183],"(SFDR)":[149],"Nyquist":[152],"input":[153],"0.9-V":[156],"power":[157],"supply,":[158],"exhibiting":[159],"Walden":[161],"figure-of-merit":[162],"17.6":[164],"fJ/conversion-step.":[165],"SNDR":[167],"varies":[168],"by":[169],"1.25":[170],"1.55":[172],"dB":[173],"across":[174],"supply":[176],"variation":[177],"\u00b15%":[179],"<inline-formula":[185,194],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[186,195],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[187,196],"<tex-math":[188,197],"notation=\"LaTeX\">${-}":[189],"40~{^{\\circ":[190],"}}$":[191,199],"</tex-math></inline-formula>C":[192],"notation=\"LaTeX\">$85~{^{\\circ":[198],"</tex-math></inline-formula>C,":[200],"respectively.":[201]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1}],"updated_date":"2026-05-05T08:41:31.759640","created_date":"2025-10-10T00:00:00"}