{"id":"https://openalex.org/W4403182285","doi":"https://doi.org/10.1109/jssc.2024.3469556","title":"A Low-Jitter Fractional- N Digital PLL Adopting a Reverse-Concavity Variable-Slope DTC","display_name":"A Low-Jitter Fractional- N Digital PLL Adopting a Reverse-Concavity Variable-Slope DTC","publication_year":2024,"publication_date":"2024-10-07","ids":{"openalex":"https://openalex.org/W4403182285","doi":"https://doi.org/10.1109/jssc.2024.3469556"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2024.3469556","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2024.3469556","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055194098","display_name":"Michele Rossoni","orcid":"https://orcid.org/0009-0005-2684-8549"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Michele Rossoni","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0009-0005-2684-8549","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010409811","display_name":"Simone M. Dartizio","orcid":"https://orcid.org/0000-0001-5983-5609"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Simone M. Dartizio","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0001-5983-5609","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035434717","display_name":"Francesco Tesolin","orcid":"https://orcid.org/0000-0002-9743-5726"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Tesolin","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0002-9743-5726","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082358586","display_name":"Giacomo Castoro","orcid":"https://orcid.org/0000-0002-8963-1575"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giacomo Castoro","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0002-8963-1575","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048525484","display_name":"Riccardo Dell\u2019Orto","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Riccardo Dell'Orto","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0009-0004-0679-5972","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051946676","display_name":"Andrea L. Lacaita","orcid":"https://orcid.org/0000-0003-0315-514X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea L. Lacaita","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0003-0315-514X","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085904857","display_name":"Salvatore Levantino","orcid":"https://orcid.org/0000-0003-0895-1700"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Levantino","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0003-0895-1700","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":2.3645,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.89358965,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"60","issue":"6","first_page":"2122","last_page":"2133"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8903825879096985},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6422709822654724},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.4961257874965668},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.30205464363098145},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.2936004400253296},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12343248724937439},{"id":"https://openalex.org/keywords/mathematical-analysis","display_name":"Mathematical analysis","score":0.09103184938430786}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8903825879096985},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6422709822654724},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.4961257874965668},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.30205464363098145},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.2936004400253296},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12343248724937439},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.09103184938430786}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2024.3469556","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2024.3469556","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1277246","is_oa":false,"landing_page_url":"https://hdl.handle.net/11311/1277246","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7205771190","display_name":null,"funder_award_id":"PE00000001","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1571758417","https://openalex.org/W1940483669","https://openalex.org/W1989376602","https://openalex.org/W2032865504","https://openalex.org/W2120500930","https://openalex.org/W2577476579","https://openalex.org/W2901368319","https://openalex.org/W2921886179","https://openalex.org/W3015590816","https://openalex.org/W3201131231","https://openalex.org/W4207074682","https://openalex.org/W4248108322","https://openalex.org/W4293812021","https://openalex.org/W4310050303","https://openalex.org/W4310055006","https://openalex.org/W4312448580","https://openalex.org/W4360605445","https://openalex.org/W4360605781","https://openalex.org/W4376133980","https://openalex.org/W4377001554","https://openalex.org/W4385224681","https://openalex.org/W4385453497","https://openalex.org/W4386825219","https://openalex.org/W4387546324","https://openalex.org/W4390956245","https://openalex.org/W4392745715","https://openalex.org/W4392745748","https://openalex.org/W4392745958","https://openalex.org/W4392746293","https://openalex.org/W4392746396","https://openalex.org/W4392775598","https://openalex.org/W4396917895","https://openalex.org/W4396918354","https://openalex.org/W4396918389","https://openalex.org/W4396918396","https://openalex.org/W4400231843","https://openalex.org/W4401880193"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2121182846","https://openalex.org/W2155789024","https://openalex.org/W2315668284","https://openalex.org/W3213608175","https://openalex.org/W2109491806","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W1994021281","https://openalex.org/W2139484866"],"abstract_inverted_index":{"This":[0,111],"article":[1],"presents":[2],"a":[3,23,93,114],"fractional-Ndigital-to-time":[4],"converter":[5],"(DTC)-based":[6],"digital":[7,51],"phase-locked":[8],"loop":[9],"(PLL),":[10],"achieving":[11],"simultaneously":[12],"low":[13,17],"phase":[14,39],"noise":[15],"and":[16,41,101],"spurious":[18],"tones.":[19],"The":[20,66],"PLL":[21,67],"adopts":[22],"novel":[24],"DTC":[25,64],"circuit,":[26],"denoted":[27],"as":[28],"reverse-concavity":[29],"variable-slope":[30],"(VS),":[31],"which":[32,43],"breaks":[33],"the":[34,55,58,85],"tradeoff":[35],"between":[36],"power":[37],"consumption,":[38],"noise,":[40],"linearity,":[42],"is":[44,60],"typical":[45],"of":[46,57,78,98,106,117,119],"conventional":[47],"VS-DTCs.":[48],"A":[49],"dedicated":[50],"algorithm,":[52],"working":[53],"in":[54,70,113],"background":[56],"PLL,":[59],"introduced":[61],"to":[62],"minimize":[63],"nonlinearity.":[65],"prototype,":[68],"fabricated":[69],"28-nm":[71],"bulk":[72],"CMOS,":[73],"has":[74],"an":[75,102],"active":[76],"area":[77],"0.21":[79],"mm2and":[80],"dissipates":[81],"17.5":[82],"mW.":[83],"At":[84],"near-integer":[86],"channel":[87],"around":[88],"8.75":[89],"GHz,":[90],"it":[91],"shows":[92],"worst":[94],"case":[95],"fractional":[96],"spur":[97],"\u221263.4":[99],"dBc":[100],"integrated":[103],"rms":[104],"jitter":[105],"57.3":[107],"fs,":[108],"including":[109],"spurs.":[110],"results":[112],"power-jitter":[115],"figure":[116],"merit":[118],"\u2212252.4":[120],"dB.":[121]},"counts_by_year":[{"year":2026,"cited_by_count":6},{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}