{"id":"https://openalex.org/W4403123243","doi":"https://doi.org/10.1109/jssc.2024.3464236","title":"A Dual-Alternating-Slope Digital-to-Time Converter Leveraging Mismatch to Improve Delay Step Size","display_name":"A Dual-Alternating-Slope Digital-to-Time Converter Leveraging Mismatch to Improve Delay Step Size","publication_year":2024,"publication_date":"2024-10-04","ids":{"openalex":"https://openalex.org/W4403123243","doi":"https://doi.org/10.1109/jssc.2024.3464236"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2024.3464236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2024.3464236","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://ris.utwente.nl/ws/files/461895298/A_Dual-Alternating-Slope_Digital-to-Time_Converter_Leveraging_Mismatch_to_Improve_Delay_Step_Size.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038936848","display_name":"Nimit Jain","orcid":"https://orcid.org/0009-0009-7367-1781"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Nimit Jain","raw_affiliation_strings":["IC-Design Group, Faculty of Electrical Engineering, Mathematics and Computer Science, University of Twente, Enschede, AE, The Netherlands","Faculty of Electrical Engineering, Mathematics and Computer Science, IC-Design Group, University of Twente, Enschede, The Netherlands"],"raw_orcid":"https://orcid.org/0009-0009-7367-1781","affiliations":[{"raw_affiliation_string":"IC-Design Group, Faculty of Electrical Engineering, Mathematics and Computer Science, University of Twente, Enschede, AE, The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"Faculty of Electrical Engineering, Mathematics and Computer Science, IC-Design Group, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023038843","display_name":"Eric A.M. Klumperink","orcid":"https://orcid.org/0000-0003-2487-8996"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Eric A. M. Klumperink","raw_affiliation_strings":["IC-Design Group, Faculty of Electrical Engineering, Mathematics and Computer Science, University of Twente, Enschede, AE, The Netherlands","Faculty of Electrical Engineering, Mathematics and Computer Science, IC-Design Group, University of Twente, Enschede, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0003-2487-8996","affiliations":[{"raw_affiliation_string":"IC-Design Group, Faculty of Electrical Engineering, Mathematics and Computer Science, University of Twente, Enschede, AE, The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"Faculty of Electrical Engineering, Mathematics and Computer Science, IC-Design Group, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015392215","display_name":"H. van Rumpt","orcid":null},"institutions":[{"id":"https://openalex.org/I4210164981","display_name":"Expertise Center Vocational Education","ror":"https://ror.org/05jrbdv26","country_code":"NL","type":"education","lineage":["https://openalex.org/I4210164981"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Harm van Rumpt","raw_affiliation_strings":["resides in 5232, ’s-Hertogenbosch, The Netherlands","Hertogenbosch, The Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"resides in 5232, ’s-Hertogenbosch, The Netherlands","institution_ids":["https://openalex.org/I4210164981"]},{"raw_affiliation_string":"Hertogenbosch, The Netherlands","institution_ids":["https://openalex.org/I4210164981"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035402438","display_name":"Bram Nauta","orcid":"https://orcid.org/0000-0001-6790-5873"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Bram Nauta","raw_affiliation_strings":["IC-Design Group, Faculty of Electrical Engineering, Mathematics and Computer Science, University of Twente, Enschede, AE, The Netherlands","Faculty of Electrical Engineering, Mathematics and Computer Science, IC-Design Group, University of Twente, Enschede, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0001-6790-5873","affiliations":[{"raw_affiliation_string":"IC-Design Group, Faculty of Electrical Engineering, Mathematics and Computer Science, University of Twente, Enschede, AE, The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"Faculty of Electrical Engineering, Mathematics and Computer Science, IC-Design Group, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5038936848"],"corresponding_institution_ids":["https://openalex.org/I94624287"],"apc_list":null,"apc_paid":null,"fwci":0.4006,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61777056,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":"60","issue":"5","first_page":"1694","last_page":"1707"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9857000112533569,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10228","display_name":"Multilevel Inverters and Converters","score":0.9835000038146973,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.6425960659980774},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4688138961791992},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40886348485946655},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16006550192832947}],"concepts":[{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.6425960659980774},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4688138961791992},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40886348485946655},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16006550192832947},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2024.3464236","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2024.3464236","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:ris.utwente.nl:openaire_cris_publications/a94c0931-4c09-4162-8bfa-877e3497f57b","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/a94c0931-4c09-4162-8bfa-877e3497f57b","pdf_url":"https://ris.utwente.nl/ws/files/461895298/A_Dual-Alternating-Slope_Digital-to-Time_Converter_Leveraging_Mismatch_to_Improve_Delay_Step_Size.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Jain, N, Klumperink, E A M, van Rumpt, H & Nauta, B 2025, 'A Dual-Alternating-Slope Digital-to-Time Converter Leveraging Mismatch to Improve Delay Step Size', IEEE journal of solid-state circuits, vol. 60, no. 5, 0018-9200, pp. 1694-1707. https://doi.org/10.1109/JSSC.2024.3464236","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:ris.utwente.nl:openaire_cris_publications/a94c0931-4c09-4162-8bfa-877e3497f57b","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/a94c0931-4c09-4162-8bfa-877e3497f57b","pdf_url":"https://ris.utwente.nl/ws/files/461895298/A_Dual-Alternating-Slope_Digital-to-Time_Converter_Leveraging_Mismatch_to_Improve_Delay_Step_Size.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Jain, N, Klumperink, E A M, van Rumpt, H & Nauta, B 2025, 'A Dual-Alternating-Slope Digital-to-Time Converter Leveraging Mismatch to Improve Delay Step Size', IEEE journal of solid-state circuits, vol. 60, no. 5, 0018-9200, pp. 1694-1707. https://doi.org/10.1109/JSSC.2024.3464236","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7200000286102295,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4403123243.pdf","grobid_xml":"https://content.openalex.org/works/W4403123243.grobid-xml"},"referenced_works_count":26,"referenced_works":["https://openalex.org/W1571758417","https://openalex.org/W1940483669","https://openalex.org/W1989376602","https://openalex.org/W2036880312","https://openalex.org/W2097595293","https://openalex.org/W2120500930","https://openalex.org/W2516199239","https://openalex.org/W2801331088","https://openalex.org/W2801792298","https://openalex.org/W2901368319","https://openalex.org/W2921886179","https://openalex.org/W2972420192","https://openalex.org/W2975185022","https://openalex.org/W3021089617","https://openalex.org/W3133845769","https://openalex.org/W3185810859","https://openalex.org/W3198434218","https://openalex.org/W3200715165","https://openalex.org/W4248108322","https://openalex.org/W4280548633","https://openalex.org/W4293519375","https://openalex.org/W4323797361","https://openalex.org/W4360605520","https://openalex.org/W4360605531","https://openalex.org/W4386825219","https://openalex.org/W4387831794"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052","https://openalex.org/W4402327032","https://openalex.org/W2382290278"],"abstract_inverted_index":{"This":[0],"article":[1],"introduces":[2],"a":[3,36,51,58,64,68,107],"dual-alternating-slope":[4],"digital-to-time":[5],"converter":[6],"(DASDTC)":[7],"topology":[8],"that":[9,30],"reduces":[10],"the":[11,48,90,119],"dependency":[12],"of":[13,54,72,79,89,109,112],"DTC":[14,49,91,100],"delay":[15,60,70],"on":[16],"component":[17],"values":[18],"and":[19,106],"power":[20],"supply.":[21],"A":[22],"power-and":[23],"area-efficient":[24],"resolution":[25,53],"extension":[26],"method":[27],"is":[28,82,92,116],"proposed":[29],"benefits":[31],"from":[32],"mismatch":[33],"upon":[34],"applying":[35],"measurement-based":[37],"code-mapping.":[38],"Fabricated":[39],"in":[40,57],"GlobalFoundries":[41],"22-nm":[42],"fully":[43],"depleted":[44],"silicon-on-insulator":[45],"(FDSOI)":[46],"process,":[47],"obtains":[50],"fine-delay":[52],"0.3":[55],"ps":[56,95],"180-ps":[59],"window.":[61],"Combined":[62],"with":[63,118],"counter-based":[65],"coarse-delay":[66],"steps,":[67],"wide":[69],"range":[71],"4":[73],"ns":[74],"at":[75],"an":[76],"output":[77],"frequency":[78],"83.3":[80],"MHz":[81],"obtained.":[83],"The":[84,99],"measured":[85],"integral":[86],"non-linearity":[87],"(INL)":[88],"below":[93],"0.26":[94],"across":[96],"four":[97],"samples.":[98],"showcases":[101],"immunity":[102],"to":[103],"supply":[104],"noise":[105],"figure":[108],"merit":[110],"(FoM)":[111],"3.3":[113],"fJ/conversion":[114],"which":[115],"competitive":[117],"current":[120],"state-of-the-art":[121],"DTCs.":[122]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}