{"id":"https://openalex.org/W4402474536","doi":"https://doi.org/10.1109/jssc.2024.3453114","title":"A 65 nm General-Purpose Compute-in-Memory Processor Supporting Both General Programming and Deep Learning Tasks","display_name":"A 65 nm General-Purpose Compute-in-Memory Processor Supporting Both General Programming and Deep Learning Tasks","publication_year":2024,"publication_date":"2024-09-12","ids":{"openalex":"https://openalex.org/W4402474536","doi":"https://doi.org/10.1109/jssc.2024.3453114"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2024.3453114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2024.3453114","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041367243","display_name":"Yuhao Ju","orcid":"https://orcid.org/0000-0003-2509-400X"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yuhao Ju","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058993281","display_name":"Yijie Wei","orcid":"https://orcid.org/0000-0001-7223-0495"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yijie Wei","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005991726","display_name":"Jie Gu","orcid":"https://orcid.org/0000-0003-2912-7294"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jie Gu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5041367243"],"corresponding_institution_ids":["https://openalex.org/I111979921"],"apc_list":null,"apc_paid":null,"fwci":0.2088,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51577725,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"60","issue":"4","first_page":"1500","last_page":"1511"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9790999889373779,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9778000116348267,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/general-purpose","display_name":"General purpose","score":0.7740165591239929},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7476722598075867},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5096821784973145},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45670270919799805},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40302547812461853},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.35463690757751465},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.33068540692329407},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09213072061538696}],"concepts":[{"id":"https://openalex.org/C2982832238","wikidata":"https://www.wikidata.org/wiki/Q5531640","display_name":"General purpose","level":2,"score":0.7740165591239929},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7476722598075867},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5096821784973145},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45670270919799805},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40302547812461853},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.35463690757751465},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.33068540692329407},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09213072061538696}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2024.3453114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2024.3453114","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6842002372","display_name":null,"funder_award_id":"CCF-2008906","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W2029014329","https://openalex.org/W2041345816","https://openalex.org/W2080592089","https://openalex.org/W2318181542","https://openalex.org/W2606722458","https://openalex.org/W2606794968","https://openalex.org/W2793566101","https://openalex.org/W2895531329","https://openalex.org/W2900139838","https://openalex.org/W2911433361","https://openalex.org/W2920866490","https://openalex.org/W2920954974","https://openalex.org/W2921421334","https://openalex.org/W3015443050","https://openalex.org/W3048933702","https://openalex.org/W3090225637","https://openalex.org/W3101856175","https://openalex.org/W3134526034","https://openalex.org/W3134893068","https://openalex.org/W3135701542","https://openalex.org/W3178105557","https://openalex.org/W3183374399","https://openalex.org/W3208112639","https://openalex.org/W3211076556","https://openalex.org/W3213528054","https://openalex.org/W4220782773","https://openalex.org/W4221101426","https://openalex.org/W4280543907","https://openalex.org/W4286563542","https://openalex.org/W4286571858","https://openalex.org/W4307079523","https://openalex.org/W4312514075","https://openalex.org/W4312951380","https://openalex.org/W4313465452","https://openalex.org/W4360605360","https://openalex.org/W4360605483","https://openalex.org/W4360605969","https://openalex.org/W4385192476","https://openalex.org/W6749349402","https://openalex.org/W6791142990","https://openalex.org/W6809871064"],"related_works":["https://openalex.org/W2115140794","https://openalex.org/W2041120224","https://openalex.org/W4249530125","https://openalex.org/W1977781958","https://openalex.org/W1944601446","https://openalex.org/W2502533382","https://openalex.org/W3136156262","https://openalex.org/W2533728829","https://openalex.org/W89880274","https://openalex.org/W2259750238"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,29,39,49,54,69,98,105,115],"special":[4,63],"unified":[5],"compute-in-memory":[6],"(CIM)":[7],"processor":[8],"supporting":[9],"both":[10],"general-purpose":[11,23],"computing":[12],"and":[13,38,66,87,104],"deep":[14,80],"neural":[15],"network":[16],"(DNN)":[17],"operations,":[18],"referred":[19],"to":[20,48],"as":[21],"the":[22,161],"CIM":[24,31,50,55],"(GPCIM)":[25],"processor.":[26],"By":[27,61],"implementing":[28],"unique":[30],"macro":[32,102],"with":[33,83,156],"two":[34],"different":[35],"bitcell":[36],"arrays":[37],"central":[40,57],"compute":[41],"unit":[42,59],"(CCU),":[43],"GPCIM":[44,74],"can":[45],"be":[46],"reconfigured":[47],"DNN":[51,101],"accelerator":[52],"or":[53],"vector":[56,71,157],"processing":[58],"(CPU).":[60],"using":[62],"reconfigurability,":[64],"dataflow,":[65],"support":[67],"of":[68,110],"customized":[70],"instruction":[72],"set,":[73],"achieves":[75],"SOTA":[76],"performance":[77],"for":[78],"end-to-end":[79,120],"learning":[81,164],"tasks":[82],"enhanced":[84],"CPU":[85,108,149],"efficiency":[86,103,109,151],"data":[88,116,133],"locality.":[89],"A":[90],"65":[91],"nm":[92],"test":[93],"chip":[94],"was":[95],"fabricated":[96],"demonstrating":[97],"28.3":[99],"TOPS/W":[100],"best-in-class":[106],"peak":[107],"802":[111],"GOPS/W.":[112],"Benefit":[113],"from":[114],"locality":[117],"flow,":[118],"37%\u201355%":[119],"latency":[121],"reduction":[122],"on":[123],"artificial":[124],"intelligence":[125],"(AI)-related":[126],"applications":[127],"is":[128,153],"achieved":[129,154],"by":[130],"eliminating":[131],"inter-core":[132],"transfer":[134],"in":[135,160],"traditional":[136],"heterogeneous":[137],"system-on-chip":[138],"(SoC).":[139],"An":[140],"averaged":[141],"<inline-formula":[142],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[143],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[144],"<tex-math":[145],"notation=\"LaTeX\">$17.8{\\times":[146],"}$":[147],"</tex-math></inline-formula>":[148],"energy":[150],"improvement":[152],"compared":[155],"RISC-V":[158],"CPUs":[159],"existing":[162],"machine":[163],"(ML)":[165],"SoCs.":[166]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}