{"id":"https://openalex.org/W4396982219","doi":"https://doi.org/10.1109/jssc.2024.3396799","title":"Design and Analysis of a Fractional Frequency Synthesizer With &lt;90-fs Jitter and &lt;\u2013103-dBc Spurious Tones Using Digital Spur Cancellation","display_name":"Design and Analysis of a Fractional Frequency Synthesizer With &lt;90-fs Jitter and &lt;\u2013103-dBc Spurious Tones Using Digital Spur Cancellation","publication_year":2024,"publication_date":"2024-05-16","ids":{"openalex":"https://openalex.org/W4396982219","doi":"https://doi.org/10.1109/jssc.2024.3396799"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2024.3396799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2024.3396799","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082332433","display_name":"Mohammadreza Zeinali","orcid":"https://orcid.org/0009-0002-8233-1198"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammadreza Zeinali","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at Los Angeles, Los Angeles, CA, USA"],"raw_orcid":"https://orcid.org/0009-0002-8233-1198","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103840704","display_name":"Szu-Yao Hung","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Szu-Yao Hung","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at Los Angeles, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025807083","display_name":"Sudhakar Pamarti","orcid":"https://orcid.org/0000-0003-1457-7508"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhakar Pamarti","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at Los Angeles, Los Angeles, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-1457-7508","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":0.8654,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.72252757,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":"59","issue":"10","first_page":"3417","last_page":"3431"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9786999821662903,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.7604585886001587},{"id":"https://openalex.org/keywords/spurious-relationship","display_name":"Spurious relationship","score":0.7261198163032532},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6804410219192505},{"id":"https://openalex.org/keywords/spur","display_name":"Spur","score":0.5641324520111084},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.49140608310699463},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3711615800857544},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34798964858055115},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.3220244348049164},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2758561372756958},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.21933621168136597},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18836671113967896}],"concepts":[{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.7604585886001587},{"id":"https://openalex.org/C97256817","wikidata":"https://www.wikidata.org/wiki/Q1462316","display_name":"Spurious relationship","level":2,"score":0.7261198163032532},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6804410219192505},{"id":"https://openalex.org/C2779821383","wikidata":"https://www.wikidata.org/wiki/Q7581537","display_name":"Spur","level":2,"score":0.5641324520111084},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.49140608310699463},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3711615800857544},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34798964858055115},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.3220244348049164},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2758561372756958},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.21933621168136597},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18836671113967896},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2024.3396799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2024.3396799","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G385342151","display_name":null,"funder_award_id":"CNS-1329755","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W1843617723","https://openalex.org/W1937674540","https://openalex.org/W1966327667","https://openalex.org/W1999542175","https://openalex.org/W2008181086","https://openalex.org/W2030258400","https://openalex.org/W2038285405","https://openalex.org/W2038780791","https://openalex.org/W2057532062","https://openalex.org/W2067936044","https://openalex.org/W2110075977","https://openalex.org/W2111133329","https://openalex.org/W2120258930","https://openalex.org/W2122185582","https://openalex.org/W2122794880","https://openalex.org/W2123892792","https://openalex.org/W2129779237","https://openalex.org/W2133676222","https://openalex.org/W2136724902","https://openalex.org/W2143520193","https://openalex.org/W2143672980","https://openalex.org/W2153119050","https://openalex.org/W2166826967","https://openalex.org/W2288286056","https://openalex.org/W2516063142","https://openalex.org/W2594147613","https://openalex.org/W2599908957","https://openalex.org/W2616123739","https://openalex.org/W2788680135","https://openalex.org/W2800345382","https://openalex.org/W2801331088","https://openalex.org/W2921351625","https://openalex.org/W2921886179","https://openalex.org/W3081671533","https://openalex.org/W3092293138","https://openalex.org/W3107932208","https://openalex.org/W3133845769","https://openalex.org/W3186779456","https://openalex.org/W4207074682","https://openalex.org/W4241412730","https://openalex.org/W4360605489","https://openalex.org/W4360605520","https://openalex.org/W4378421677","https://openalex.org/W6632191241","https://openalex.org/W6640460748","https://openalex.org/W6681239674","https://openalex.org/W6851186200"],"related_works":["https://openalex.org/W2390178440","https://openalex.org/W2350996794","https://openalex.org/W2964943829","https://openalex.org/W2516063142","https://openalex.org/W2080515223","https://openalex.org/W2169882863","https://openalex.org/W2367423162","https://openalex.org/W2371029054","https://openalex.org/W2257860049","https://openalex.org/W2002948873"],"abstract_inverted_index":{"In":[0,39],"this":[1,41,64],"article,":[2],"we":[3],"describe":[4],"an":[5,13,137],"advanced":[6],"multi-output":[7],"fractional":[8],"frequency":[9],"synthesizer":[10,70],"(FFS)":[11],"featuring":[12],"innovative":[14],"digital":[15,126],"spur":[16,66,122],"cancellation":[17,67,123],"technique.":[18,124],"This":[19],"technique":[20],"not":[21],"only":[22],"effectively":[23],"suppresses":[24],"fractional-<inline-formula":[25],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[26,84],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[27,85],"<tex-math":[28,86],"notation=\"LaTeX\">$N$":[29],"</tex-math></inline-formula>":[30],"spurs":[31],"but":[32],"also":[33],"eliminates":[34],"externally":[35],"coupled":[36],"spurious":[37,90],"tones.":[38],"addition,":[40],"article":[42],"includes":[43],"a":[44,93,114],"comprehensive":[45],"exploration":[46],"of":[47,128,139],"the":[48,59,120],"proposed":[49,121],"method,":[50],"offering":[51],"theoretical":[52],"analysis":[53],"and":[54,82],"simulation":[55],"results":[56,75],"to":[57,108,118],"elucidate":[58],"associated":[60],"design":[61],"tradeoffs.":[62],"Leveraging":[63],"novel":[65],"approach,":[68],"our":[69],"demonstrates":[71],"exceptional":[72],"performance,":[73],"with":[74,100,136],"such":[76],"as":[77],"<90-fs":[78],"integrated":[79],"rms":[80],"jitter":[81],"<inline-formula":[83],"notation=\"LaTeX\">$\\lt":[87],"-103$":[88],"</tex-math></inline-formula>-dBc":[89],"tones":[91],"at":[92],"2.48-GHz":[94],"carrier":[95],"frequency.":[96],"A":[97],"prototype":[98],"IC":[99],"two":[101],"FFSs,":[102],"which":[103],"can":[104],"operate":[105],"from":[106,133],"0.5":[107],"2.5":[109],"GHz,":[110],"was":[111],"fabricated":[112],"in":[113],"28-nm":[115],"CMOS":[116],"process":[117],"demonstrate":[119],"The":[125],"core":[127],"FFS":[129],"consumes":[130],"2.6":[131],"mW":[132],"0.9-V":[134],"supply":[135],"area":[138],"0.15":[140],"mm2.":[141]},"counts_by_year":[{"year":2025,"cited_by_count":5}],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}