{"id":"https://openalex.org/W4394966876","doi":"https://doi.org/10.1109/jssc.2024.3387995","title":"A 28-nm 18.7 TOPS/mm\u00b2 89.4-to-234.6 TOPS/W 8b Single-Finger eDRAM Compute-in-Memory Macro With Bit-Wise Sparsity Aware and Kernel-Wise Weight Update/Refresh","display_name":"A 28-nm 18.7 TOPS/mm\u00b2 89.4-to-234.6 TOPS/W 8b Single-Finger eDRAM Compute-in-Memory Macro With Bit-Wise Sparsity Aware and Kernel-Wise Weight Update/Refresh","publication_year":2024,"publication_date":"2024-04-19","ids":{"openalex":"https://openalex.org/W4394966876","doi":"https://doi.org/10.1109/jssc.2024.3387995"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2024.3387995","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2024.3387995","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014068742","display_name":"Yi Zhan","orcid":"https://orcid.org/0000-0002-6357-8091"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO"],"is_corresponding":false,"raw_author_name":"Yi Zhan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090222712","display_name":"Wei-Han Yu","orcid":"https://orcid.org/0000-0002-9079-5227"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO"],"is_corresponding":false,"raw_author_name":"Wei-Han Yu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China"],"raw_orcid":"https://orcid.org/0000-0002-9079-5227","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038010873","display_name":"Ka-Fai Un","orcid":"https://orcid.org/0000-0002-7574-4755"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO"],"is_corresponding":false,"raw_author_name":"Ka-Fai Un","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China"],"raw_orcid":"https://orcid.org/0000-0002-7574-4755","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]},{"id":"https://openalex.org/I203847022","display_name":"Instituto Polit\u00e9cnico de Lisboa","ror":"https://ror.org/04ea70f07","country_code":"PT","type":"education","lineage":["https://openalex.org/I203847022"]},{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO","PT"],"is_corresponding":false,"raw_author_name":"Rui P. Martins","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China","Instituto Superior Tecnico, Universidade de Lisboa, Lisbon, Portugal"],"raw_orcid":"https://orcid.org/0000-0003-2821-648X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Instituto Superior Tecnico, Universidade de Lisboa, Lisbon, Portugal","institution_ids":["https://openalex.org/I141596103","https://openalex.org/I203847022"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058845450","display_name":"Pui\u2010In Mak","orcid":"https://orcid.org/0000-0002-3579-8740"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO"],"is_corresponding":false,"raw_author_name":"Pui-In Mak","raw_affiliation_strings":["Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China"],"raw_orcid":"https://orcid.org/0000-0002-3579-8740","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, State Key Laboratory of Analog and Mixed-Signal VLSI, Institute of Microelectronics, Faculty of Science and Technology, University of Macau, Macau, China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5172,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.81418586,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"59","issue":"11","first_page":"3866","last_page":"3876"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/tops","display_name":"TOPS","score":0.9624457359313965},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.6095364093780518},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.5951874256134033},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5545222759246826},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4914602041244507},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4560011923313141},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4175342321395874},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4025118350982666},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40114107728004456},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3608270287513733},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.30055952072143555},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2404177486896515},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.1775597631931305},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.119749516248703},{"id":"https://openalex.org/keywords/composite-material","display_name":"Composite material","score":0.08201995491981506}],"concepts":[{"id":"https://openalex.org/C2777675136","wikidata":"https://www.wikidata.org/wiki/Q835642","display_name":"TOPS","level":3,"score":0.9624457359313965},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.6095364093780518},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.5951874256134033},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5545222759246826},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4914602041244507},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4560011923313141},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4175342321395874},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4025118350982666},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40114107728004456},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3608270287513733},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.30055952072143555},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2404177486896515},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.1775597631931305},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.119749516248703},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.08201995491981506},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C154815118","wikidata":"https://www.wikidata.org/wiki/Q453762","display_name":"Spinning","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2024.3387995","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2024.3387995","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2662401458","display_name":null,"funder_award_id":"0160/2022/A","funder_id":"https://openalex.org/F4320323893","funder_display_name":"Fundo para o Desenvolvimento das Ci\u00eancias e da Tecnologia"},{"id":"https://openalex.org/G4297046900","display_name":null,"funder_award_id":"SRG2021-00015-IME","funder_id":"https://openalex.org/F4320322841","funder_display_name":"Universidade de Macau"},{"id":"https://openalex.org/G7206592585","display_name":null,"funder_award_id":"MYRG2020-00191-IME","funder_id":"https://openalex.org/F4320322841","funder_display_name":"Universidade de Macau"},{"id":"https://openalex.org/G8277908106","display_name":null,"funder_award_id":"SKL-AMSV(UM)-2023-2025","funder_id":"https://openalex.org/F4320323893","funder_display_name":"Fundo para o Desenvolvimento das Ci\u00eancias e da Tecnologia"}],"funders":[{"id":"https://openalex.org/F4320322841","display_name":"Universidade de Macau","ror":"https://ror.org/01r4q9n85"},{"id":"https://openalex.org/F4320323893","display_name":"Fundo para o Desenvolvimento das Ci\u00eancias e da Tecnologia","ror":"https://ror.org/05vna4324"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W2002293402","https://openalex.org/W2070905822","https://openalex.org/W2161091390","https://openalex.org/W2419597278","https://openalex.org/W2786771851","https://openalex.org/W2899641901","https://openalex.org/W2920326572","https://openalex.org/W3026786299","https://openalex.org/W3095877874","https://openalex.org/W3120016950","https://openalex.org/W3134304371","https://openalex.org/W3134526034","https://openalex.org/W3134703406","https://openalex.org/W3135701542","https://openalex.org/W3135835558","https://openalex.org/W3159353913","https://openalex.org/W3190456202","https://openalex.org/W3201433806","https://openalex.org/W3208788005","https://openalex.org/W4210920126","https://openalex.org/W4220922172","https://openalex.org/W4220958508","https://openalex.org/W4220990849","https://openalex.org/W4286571868","https://openalex.org/W4296704900","https://openalex.org/W4360605725","https://openalex.org/W4360605785","https://openalex.org/W4360606196","https://openalex.org/W4360607288","https://openalex.org/W4376134031","https://openalex.org/W4385080060","https://openalex.org/W4385212698","https://openalex.org/W4386108348","https://openalex.org/W4387490588","https://openalex.org/W6717177883","https://openalex.org/W6748224102"],"related_works":["https://openalex.org/W2811109569","https://openalex.org/W2385933648","https://openalex.org/W2381557761","https://openalex.org/W4231398535","https://openalex.org/W2067978743","https://openalex.org/W4245680303","https://openalex.org/W1996292569","https://openalex.org/W4210522299","https://openalex.org/W2043153436","https://openalex.org/W4251921734"],"abstract_inverted_index":{"This":[0],"article":[1],"reports":[2],"a":[3,35,51,56,76,89,119,133,148],"high-density":[4,36],"3T1C":[5,37],"single-finger":[6],"(SF)":[7],"embedded":[8],"dynamic":[9],"random":[10],"access":[11],"memory":[12,24,47,120],"(eDRAM)":[13],"compute-in-memory":[14],"(CIM)":[15],"macro.":[16],"It":[17],"features":[18],"several":[19],"techniques":[20],"that":[21],"enhance":[22],"the":[23,26,30,46,68,72,84,95,101],"density,":[25,32],"energy":[27,69,85,150],"efficiency,":[28],"and":[29,87,100,147],"throughput":[31,104,135],"namely:":[33],"1)":[34],"SF-eDRAM":[38,64,111],"cell":[39,65],"with":[40,50],"low-leakage":[41],"retention":[42,53],"(LLR)":[43],"to":[44,66,82,93],"improve":[45,94],"density":[48,121,136],"significantly":[49],"competitive":[52],"time;":[54],"2)":[55],"bit-wise":[57],"input-sparsity-aware":[58],"(ISA)":[59],"p-source":[60],"input":[61],"strategy":[62],"for":[63],"save":[67],"dissipation":[70],"of":[71,122,137,152],"eDRAM":[73],"array;":[74],"3)":[75],"bit-significance-aware":[77],"(BSA)":[78],"analog-to-digital":[79],"converter":[80],"(ADC)":[81],"reduce":[83],"dissipation;":[86],"4)":[88],"kernel-wise":[90,96],"weight-update-and-refresh":[91],"(KWUR)":[92],"CIM":[97,112],"utilization":[98],"rate":[99],"eDRAM-CIM":[102],"macro":[103,113],"during":[105],"weight":[106],"update/refresh.":[107],"The":[108],"proposed":[109],"128-kb":[110],"prototyped":[114],"in":[115],"28-nm":[116],"CMOS":[117],"exhibits":[118],"2.28":[123],"Mb/mm":[124],"<inline-formula":[125,140],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[126,141],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[127,142],"<tex-math":[128,143],"notation=\"LaTeX\">$^2$</tex-math>":[129,144],"</inline-formula>":[130,145],",":[131,146],"reaches":[132],"peak":[134,149],"18.7":[138],"TOPS/mm":[139],"efficiency":[151],"234.6":[153],"TOPS/W":[154],"performing":[155],"8b":[156],"operations.":[157]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":3}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}