{"id":"https://openalex.org/W4392739353","doi":"https://doi.org/10.1109/jssc.2024.3373620","title":"A 6 to 12-GHz Fractional-<i>N</i> Frequency Synthesizer With a Digital Technique to Counter Modulus-Dependent Feedback Divider Delays","display_name":"A 6 to 12-GHz Fractional-<i>N</i> Frequency Synthesizer With a Digital Technique to Counter Modulus-Dependent Feedback Divider Delays","publication_year":2024,"publication_date":"2024-03-13","ids":{"openalex":"https://openalex.org/W4392739353","doi":"https://doi.org/10.1109/jssc.2024.3373620"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2024.3373620","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2024.3373620","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039826606","display_name":"Aditya Narayanan","orcid":"https://orcid.org/0000-0002-1063-4598"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Aditya Narayanan","raw_affiliation_strings":["Department of Electrical Engineering, IIT Madras, Chennai, India"],"raw_orcid":"https://orcid.org/0000-0002-1063-4598","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, IIT Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060012815","display_name":"Abhishek Bhat","orcid":"https://orcid.org/0000-0001-6932-7915"},"institutions":[{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]},{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]},{"id":"https://openalex.org/I59499333","display_name":"Optica","ror":"https://ror.org/00jypd850","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I59499333"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Abhishek Bhat","raw_affiliation_strings":["Department of Electrical Engineering, IIT Madras, Chennai, India","Optical Systems and Interconnects Group, Cisco Systems Inc, Allentown, PA, USA"],"raw_orcid":"https://orcid.org/0000-0001-6932-7915","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, IIT Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Optical Systems and Interconnects Group, Cisco Systems Inc, Allentown, PA, USA","institution_ids":["https://openalex.org/I135428043","https://openalex.org/I59499333"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080522900","display_name":"Nagendra Krishnapura","orcid":"https://orcid.org/0000-0002-8429-8910"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nagendra Krishnapura","raw_affiliation_strings":["Department of Electrical Engineering, IIT Madras, Chennai, India"],"raw_orcid":"https://orcid.org/0000-0002-8429-8910","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, IIT Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7422,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.83869917,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"59","issue":"9","first_page":"2818","last_page":"2830"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9879999756813049,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.7042054533958435},{"id":"https://openalex.org/keywords/modulus","display_name":"Modulus","score":0.6789534091949463},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.625690758228302},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.4075671136379242},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.4072376489639282},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35163843631744385},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3446831703186035},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.235179603099823},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.2350679337978363},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22021257877349854},{"id":"https://openalex.org/keywords/power-dividers-and-directional-couplers","display_name":"Power dividers and directional couplers","score":0.17502635717391968},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.1338193714618683},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.10168856382369995}],"concepts":[{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.7042054533958435},{"id":"https://openalex.org/C193867417","wikidata":"https://www.wikidata.org/wiki/Q6889814","display_name":"Modulus","level":2,"score":0.6789534091949463},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.625690758228302},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.4075671136379242},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.4072376489639282},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35163843631744385},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3446831703186035},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.235179603099823},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.2350679337978363},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22021257877349854},{"id":"https://openalex.org/C202988678","wikidata":"https://www.wikidata.org/wiki/Q1417986","display_name":"Power dividers and directional couplers","level":2,"score":0.17502635717391968},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.1338193714618683},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.10168856382369995}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2024.3373620","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2024.3373620","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1998456226","https://openalex.org/W2030409824","https://openalex.org/W2067936044","https://openalex.org/W2072192908","https://openalex.org/W2088606459","https://openalex.org/W2091853556","https://openalex.org/W2102596261","https://openalex.org/W2125158984","https://openalex.org/W2126973480","https://openalex.org/W2139625690","https://openalex.org/W2145830629","https://openalex.org/W2152126312","https://openalex.org/W2154076027","https://openalex.org/W2157431264","https://openalex.org/W2167706963","https://openalex.org/W2168838818","https://openalex.org/W2410273639","https://openalex.org/W2801842734","https://openalex.org/W2921310211","https://openalex.org/W2922052506","https://openalex.org/W2977196623","https://openalex.org/W2984668191","https://openalex.org/W3085612199","https://openalex.org/W3186779456","https://openalex.org/W3213347303","https://openalex.org/W4226257562","https://openalex.org/W4246804698","https://openalex.org/W4293812021","https://openalex.org/W4300850987","https://openalex.org/W4312261872","https://openalex.org/W4319998025","https://openalex.org/W4324116400","https://openalex.org/W4360606005","https://openalex.org/W4367146868"],"related_works":["https://openalex.org/W2375805238","https://openalex.org/W3095898867","https://openalex.org/W1975478216","https://openalex.org/W3121516359","https://openalex.org/W2143888791","https://openalex.org/W2120564668","https://openalex.org/W4205835593","https://openalex.org/W2099990255","https://openalex.org/W3177609342","https://openalex.org/W3213726791"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,50,56,122,154],"frequency":[4,129,152],"synthesizer":[5,140],"for":[6],"generating":[7],"quadrature":[8],"local-oscillator":[9],"(LO)":[10],"waveforms":[11],"covering":[12],"an":[13,28],"octave":[14,29],"range":[15,30,53],"of":[16,61,67,85],"6":[17,185],"to":[18,26,33,44,48,103,112,186,189,193],"12-GHz.":[19],"It":[20],"uses":[21],"two":[22],"voltage-controlled":[23],"oscillators":[24],"(VCO)":[25],"cover":[27],"from":[31,153],"12":[32],"24":[34],"GHz.":[35],"The":[36,75,116,138,161,168,197],"VCOs":[37,175],"employ":[38],"inductor":[39],"mode":[40],"switching":[41,47],"in":[42,73,87,141,183],"addition":[43],"conventional":[45,105],"capacitor":[46],"obtain":[49],"wide":[51],"tuning":[52],"while":[54],"maintaining":[55],"good":[57],"phase":[58],"noise":[59],"figure":[60],"merit":[62],"(FoM).":[63],"Modulus-dependent":[64],"delay":[65,76,117],"(MDD)":[66],"the":[68,83,88,104,127,135,150,174,184,205],"feedback":[69],"divider":[70,89],"increases":[71],"jitter":[72,170],"fractional-$N$mode.":[74],"change":[77,118],"can":[78,97],"exceed":[79],"100":[80],"ps":[81],"when":[82],"number":[84],"stages":[86],"chain":[90],"changes.":[91],"A":[92],"new":[93],"digital":[94,106],"technique,":[95],"which":[96],"be":[98],"realized":[99],"with":[100],"minor":[101],"modifications":[102],"delta-sigma":[107],"modulator":[108],"(DDSM),":[109],"is":[110,119,131,165,171,177],"implemented":[111],"overcome":[113],"this":[114],"effect.":[115],"turned":[120],"into":[121],"periodic":[123],"error":[124],"at":[125,149],"half":[126],"reference":[128,200],"that":[130],"then":[132],"filtered":[133],"by":[134,173],"loop":[136,163],"filter.":[137],"prototype":[139],"65-nm":[142],"CMOS":[143],"occupies":[144],"0.54$\\text{mm}^\\text{2}$and":[145],"consumes":[146],"66":[147],"mW":[148],"highest":[151],"1-V":[155],"supply,":[156],"including":[157],"buffers":[158],"and":[159,176,180,191,204],"dividers.":[160],"nominal":[162],"bandwidth":[164],"280":[166],"kHz.":[167],"integrated":[169],"dominated":[172],"400,":[178],"300,":[179],"500":[181],"fs":[182],"8-GHz,":[187],"8":[188],"10-GHz,":[190],"10":[192],"12-GHz":[194],"ranges,":[195],"respectively.":[196],"worst":[198],"case":[199],"spurs":[201,207],"are":[202,208],"below$\\mathbf{-60}$dBc":[203],"fractional":[206],"below$\\mathbf{-31}$dBc.":[209]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":2}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2024-03-14T00:00:00"}