{"id":"https://openalex.org/W4390604590","doi":"https://doi.org/10.1109/jssc.2023.3347469","title":"DSC-TRCP: Dynamically Self-Calibrating Tunable Replica Critical Paths Based Timing Monitoring for Variation Resilient Circuits","display_name":"DSC-TRCP: Dynamically Self-Calibrating Tunable Replica Critical Paths Based Timing Monitoring for Variation Resilient Circuits","publication_year":2024,"publication_date":"2024-01-05","ids":{"openalex":"https://openalex.org/W4390604590","doi":"https://doi.org/10.1109/jssc.2023.3347469"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2023.3347469","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3347469","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071263670","display_name":"Yuxuan Du","orcid":"https://orcid.org/0000-0003-0017-7749"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yuxuan Du","raw_affiliation_strings":["National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China","School of Integrated Circuit, National ASIC Center, Southeast University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"School of Integrated Circuit, National ASIC Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008731106","display_name":"Junyi Qian","orcid":"https://orcid.org/0000-0001-9390-4567"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junyi Qian","raw_affiliation_strings":["National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China","School of Integrated Circuit, National ASIC Center, Southeast University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"School of Integrated Circuit, National ASIC Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051939455","display_name":"Zhengguo Shen","orcid":"https://orcid.org/0000-0003-3206-7579"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhengguo Shen","raw_affiliation_strings":["National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China","School of Integrated Circuit, National ASIC Center, Southeast University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"School of Integrated Circuit, National ASIC Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012017810","display_name":"Chengjun Wu","orcid":"https://orcid.org/0000-0001-8512-9783"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chengjun Wu","raw_affiliation_strings":["National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China","School of Integrated Circuit, National ASIC Center, Southeast University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"School of Integrated Circuit, National ASIC Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057291086","display_name":"Weiwei Shan","orcid":"https://orcid.org/0000-0001-5520-1326"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiwei Shan","raw_affiliation_strings":["National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China","School of Integrated Circuit, National ASIC Center, Southeast University, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"National ASIC Center, School of Integrated Circuit, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"School of Integrated Circuit, National ASIC Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100442245","display_name":"Xi Wang","orcid":"https://orcid.org/0009-0008-2264-3863"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wang Xi","raw_affiliation_strings":["National ASIC Center, Southeast University, Nanjing, China","National Center of Technology Innovation for Electronic Design Automation (EDA), Nanjing, China"],"affiliations":[{"raw_affiliation_string":"National ASIC Center, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"National Center of Technology Innovation for Electronic Design Automation (EDA), Nanjing, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5071263670"],"corresponding_institution_ids":["https://openalex.org/I76569877"],"apc_list":null,"apc_paid":null,"fwci":1.9976,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.85847882,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"59","issue":"7","first_page":"2286","last_page":"2296"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/replica","display_name":"Replica","score":0.8155790567398071},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6241829991340637},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.559891939163208},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5516798496246338},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.537941575050354},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5192306637763977},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5182197690010071},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4680340588092804},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4508962631225586},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4301436245441437},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.41420796513557434},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4127485752105713},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.38579195737838745},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38410618901252747},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.33241134881973267},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3108651638031006},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17558500170707703},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1393166184425354},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11784723401069641},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08576229214668274}],"concepts":[{"id":"https://openalex.org/C2775937380","wikidata":"https://www.wikidata.org/wiki/Q1232589","display_name":"Replica","level":2,"score":0.8155790567398071},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6241829991340637},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.559891939163208},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5516798496246338},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.537941575050354},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5192306637763977},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5182197690010071},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4680340588092804},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4508962631225586},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4301436245441437},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.41420796513557434},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4127485752105713},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.38579195737838745},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38410618901252747},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.33241134881973267},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3108651638031006},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17558500170707703},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1393166184425354},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11784723401069641},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08576229214668274},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2023.3347469","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3347469","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[{"id":"https://openalex.org/G3523101582","display_name":null,"funder_award_id":"62122021","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G914060618","display_name":null,"funder_award_id":"62074035","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W2020875745","https://openalex.org/W2042394880","https://openalex.org/W2060406996","https://openalex.org/W2069217703","https://openalex.org/W2082597509","https://openalex.org/W2102587899","https://openalex.org/W2106648230","https://openalex.org/W2117648153","https://openalex.org/W2123853086","https://openalex.org/W2502164861","https://openalex.org/W2519730952","https://openalex.org/W2741512718","https://openalex.org/W2744562181","https://openalex.org/W2761878354","https://openalex.org/W2762216355","https://openalex.org/W2763006490","https://openalex.org/W2781093096","https://openalex.org/W2796387454","https://openalex.org/W2802288775","https://openalex.org/W2807631814","https://openalex.org/W2897636697","https://openalex.org/W2899460912","https://openalex.org/W2920862789","https://openalex.org/W2944830921","https://openalex.org/W2969032972","https://openalex.org/W2986931132","https://openalex.org/W2997207673","https://openalex.org/W3015364115","https://openalex.org/W3048958644","https://openalex.org/W3089069065","https://openalex.org/W3117263620","https://openalex.org/W4200412993","https://openalex.org/W4236432903","https://openalex.org/W4243494208","https://openalex.org/W4313026382"],"related_works":["https://openalex.org/W2525077515","https://openalex.org/W2118152793","https://openalex.org/W2141625582","https://openalex.org/W4388000032","https://openalex.org/W2793417036","https://openalex.org/W2564437568","https://openalex.org/W2107916809","https://openalex.org/W2080140894","https://openalex.org/W629662700","https://openalex.org/W2337400954"],"abstract_inverted_index":{"In":[0],"situ":[1,70],"timing":[2,13,95,111],"monitoring":[3,30,73],"of":[4,67,112,200],"critical":[5],"paths":[6],"(CPs)":[7],"can":[8],"help":[9],"eliminate":[10],"the":[11,22,35,39,47,65,86,101,110,113,131,159,184,198],"excess":[12],"margin":[14],"but":[15],"suffer":[16],"from":[17],"miss":[18],"detection":[19],"risk":[20],"because":[21],"CPs":[23,139],"might":[24],"not":[25,141],"be":[26],"activated.":[27],"However,":[28],"indirect":[29,72],"methods":[31,74],"encounter":[32],"discrepancies":[33],"between":[34,135],"replica":[36,48,56],"circuit":[37,41],"and":[38,71,124,137,148,156,176,196],"actual":[40,138],"due":[42],"to":[43,84,104,108,179],"calibration":[44,133],"challenges":[45],"in":[46,69,126,165,173,183],"circuit.":[49,115],"We":[50,89],"propose":[51,91],"a":[52,92,118,127,162,170],"dynamically":[53,82],"self-calibrating":[54],"tunable":[55],"CP":[57],"(DSC-TRCP)-based":[58],"adaptive":[59],"voltage":[60],"scaling":[61],"(AVS),":[62],"which":[63],"integrates":[64],"advantages":[66],"both":[68],"while":[75],"overcoming":[76],"their":[77],"disadvantages.":[78],"Our":[79,187],"TRCP":[80,107],"is":[81],"calibrated":[83],"follow":[85],"selected":[87],"CPs.":[88],"also":[90],"low-overhead,":[93],"low-latency":[94],"monitor":[96,109],"(called":[97],"Mini-Razor)":[98],"inserted":[99],"at":[100,153],"half-path":[102],"point":[103],"cooperate":[105],"with":[106,168,193],"main":[114],"Applied":[116],"on":[117],"binary":[119],"neural":[120],"network":[121],"(BNN)":[122],"accelerator":[123],"implemented":[125],"28-nm":[128],"CMOS":[129],"technology,":[130],"maximum":[132],"error":[134],"DSC-TRCP":[136,188],"does":[140],"exceed":[142],"2.1%":[143],"under":[144],"different":[145],"process,":[146],"voltage,":[147],"temperature":[149],"(PVT)":[150],"variations.":[151],"Operating":[152],"31":[154],"MHz":[155],"0.55":[157],"V,":[158],"chip":[160],"provides":[161],"58%":[163],"reduction":[164],"power":[166],"consumption":[167],"only":[169],"0.65%":[171],"increase":[172],"area":[174],"cost":[175],"offers":[177],"up":[178],"232%":[180],"frequency":[181],"gain":[182],"near-threshold":[185],"region.":[186],"achieves":[189],"high":[190],"AVS":[191],"gains":[192],"low":[194],"costs":[195],"ensures":[197],"effectiveness":[199],"monitoring.":[201]},"counts_by_year":[{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}