{"id":"https://openalex.org/W4390097269","doi":"https://doi.org/10.1109/jssc.2023.3342937","title":"An Area-Efficient Smart Temperature Sensor Based on a Fully Current Processing Error-Feedback Noise-Shaping SAR ADC in 180-nm CMOS","display_name":"An Area-Efficient Smart Temperature Sensor Based on a Fully Current Processing Error-Feedback Noise-Shaping SAR ADC in 180-nm CMOS","publication_year":2023,"publication_date":"2023-12-22","ids":{"openalex":"https://openalex.org/W4390097269","doi":"https://doi.org/10.1109/jssc.2023.3342937"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2023.3342937","is_oa":true,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3342937","pdf_url":"https://ieeexplore.ieee.org/ielx7/4/4359912/10371365.pdf","source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://ieeexplore.ieee.org/ielx7/4/4359912/10371365.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024639540","display_name":"Antonio Aprile","orcid":"https://orcid.org/0000-0003-3918-9296"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Antonio Aprile","raw_affiliation_strings":["Department of Electrical, Computer and Biomedical Engineering, University of Pavia, Pavia, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer and Biomedical Engineering, University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052768841","display_name":"Michele Folz","orcid":"https://orcid.org/0009-0000-1138-6808"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Michele Folz","raw_affiliation_strings":["TDK InvenSense, Assago, Italy"],"affiliations":[{"raw_affiliation_string":"TDK InvenSense, Assago, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067126768","display_name":"Daniele Gardino","orcid":"https://orcid.org/0009-0007-6988-8350"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Daniele Gardino","raw_affiliation_strings":["TDK InvenSense, Assago, Italy"],"affiliations":[{"raw_affiliation_string":"TDK InvenSense, Assago, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012770413","display_name":"P. Malcovati","orcid":"https://orcid.org/0000-0001-6514-9672"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Piero Malcovati","raw_affiliation_strings":["Department of Electrical, Computer and Biomedical Engineering, University of Pavia, Pavia, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer and Biomedical Engineering, University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002715573","display_name":"Edoardo Bonizzoni","orcid":"https://orcid.org/0000-0002-8398-8506"},"institutions":[{"id":"https://openalex.org/I25217355","display_name":"University of Pavia","ror":"https://ror.org/00s6t1f81","country_code":"IT","type":"education","lineage":["https://openalex.org/I25217355"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Edoardo Bonizzoni","raw_affiliation_strings":["Department of Electrical, Computer and Biomedical Engineering, University of Pavia, Pavia, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer and Biomedical Engineering, University of Pavia, Pavia, Italy","institution_ids":["https://openalex.org/I25217355"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5024639540"],"corresponding_institution_ids":["https://openalex.org/I25217355"],"apc_list":null,"apc_paid":null,"fwci":3.4996,"has_fulltext":true,"cited_by_count":32,"citation_normalized_percentile":{"value":0.93485356,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":"59","issue":"3","first_page":"716","last_page":"727"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.6018991470336914},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5847586989402771},{"id":"https://openalex.org/keywords/bipolar-junction-transistor","display_name":"Bipolar junction transistor","score":0.5239829421043396},{"id":"https://openalex.org/keywords/analog-signal-processing","display_name":"Analog signal processing","score":0.4885421693325043},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.4749888479709625},{"id":"https://openalex.org/keywords/notation","display_name":"Notation","score":0.4459743797779083},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43857526779174805},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39511799812316895},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3698645830154419},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.35870158672332764},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.34571054577827454},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.290547639131546},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.28629159927368164},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.2691813111305237},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.26432090997695923},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21906587481498718},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20392480492591858},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.14020651578903198}],"concepts":[{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.6018991470336914},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5847586989402771},{"id":"https://openalex.org/C23061349","wikidata":"https://www.wikidata.org/wiki/Q188946","display_name":"Bipolar junction transistor","level":4,"score":0.5239829421043396},{"id":"https://openalex.org/C379707","wikidata":"https://www.wikidata.org/wiki/Q2328303","display_name":"Analog signal processing","level":4,"score":0.4885421693325043},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.4749888479709625},{"id":"https://openalex.org/C45357846","wikidata":"https://www.wikidata.org/wiki/Q2001982","display_name":"Notation","level":2,"score":0.4459743797779083},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43857526779174805},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39511799812316895},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3698645830154419},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.35870158672332764},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.34571054577827454},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.290547639131546},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.28629159927368164},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.2691813111305237},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26432090997695923},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21906587481498718},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20392480492591858},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.14020651578903198}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2023.3342937","is_oa":true,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3342937","pdf_url":"https://ieeexplore.ieee.org/ielx7/4/4359912/10371365.pdf","source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/jssc.2023.3342937","is_oa":true,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3342937","pdf_url":"https://ieeexplore.ieee.org/ielx7/4/4359912/10371365.pdf","source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.8600000143051147,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4390097269.pdf","grobid_xml":"https://content.openalex.org/works/W4390097269.grobid-xml"},"referenced_works_count":46,"referenced_works":["https://openalex.org/W649290676","https://openalex.org/W1481329008","https://openalex.org/W1526838648","https://openalex.org/W1789412032","https://openalex.org/W1969794630","https://openalex.org/W2026302983","https://openalex.org/W2071087062","https://openalex.org/W2086489180","https://openalex.org/W2112352003","https://openalex.org/W2170379642","https://openalex.org/W2219598583","https://openalex.org/W2287530299","https://openalex.org/W2343733330","https://openalex.org/W2771043056","https://openalex.org/W2790039338","https://openalex.org/W2791283882","https://openalex.org/W2811436806","https://openalex.org/W2838556372","https://openalex.org/W2897458229","https://openalex.org/W2913389806","https://openalex.org/W2951966032","https://openalex.org/W2954131020","https://openalex.org/W2964759858","https://openalex.org/W2994501168","https://openalex.org/W3022434015","https://openalex.org/W3045193417","https://openalex.org/W3065059287","https://openalex.org/W3080248049","https://openalex.org/W3083634856","https://openalex.org/W3089160832","https://openalex.org/W3111895964","https://openalex.org/W3128734034","https://openalex.org/W3165679467","https://openalex.org/W3180868938","https://openalex.org/W3194689828","https://openalex.org/W3198737204","https://openalex.org/W3205151931","https://openalex.org/W3209637728","https://openalex.org/W3215836005","https://openalex.org/W4285126997","https://openalex.org/W4286571713","https://openalex.org/W4308089738","https://openalex.org/W4309738108","https://openalex.org/W4310048666","https://openalex.org/W4360605363","https://openalex.org/W4376130877"],"related_works":["https://openalex.org/W2504004674","https://openalex.org/W1987679298","https://openalex.org/W2963177394","https://openalex.org/W4313359513","https://openalex.org/W2498744856","https://openalex.org/W4390482104","https://openalex.org/W322408318","https://openalex.org/W149041114","https://openalex.org/W1965815883","https://openalex.org/W763418848"],"abstract_inverted_index":{"This":[0,19],"article":[1],"presents":[2],"a":[3,12,25,55,67,75,89,101,111,114],"bipolar":[4],"junction":[5],"transistor":[6],"(BJT)-based":[7],"smart":[8],"temperature":[9,26],"sensor":[10,81],"employing":[11],"noise-shaping":[13],"successive-approximation-register":[14],"(SAR)":[15],"analog-to-digital":[16],"converter":[17],"(ADC).":[18],"approach,":[20],"never":[21],"explored":[22],"before":[23],"within":[24],"sensing":[27],"system,":[28],"was":[29],"chosen":[30],"to":[31,38],"exploit":[32],"the":[33,52,80,106],"low":[34],"energy/conversion":[35],"benefit":[36],"peculiar":[37],"SAR-based":[39],"solutions":[40],"while":[41],"overcoming":[42],"their":[43],"quantization-dominated":[44],"resolution":[45],"with":[46],"an":[47,83],"error-feedback":[48],"technique.":[49],"In":[50],"addition,":[51],"system":[53],"features":[54],"complete":[56],"current-mode":[57],"architecture":[58],"enabling":[59],"op-amp":[60],"less":[61],"signal":[62],"processing":[63],"and":[64,72],"resulting":[65],"in":[66,74,105,113],"highly":[68],"compact":[69],"design.":[70],"Developed":[71],"fabricated":[73],"standard":[76],"180-nm":[77],"CMOS":[78],"process,":[79],"exhibits":[82],"active":[84],"area":[85],"of":[86,117],"0.057and":[87],"draws":[88],"34-":[90],"<inline-formula":[91,119],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[92,120],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[93,121],"<tex-math":[94,122],"notation=\"LaTeX\">$\\mu$</tex-math>":[95,123],"</inline-formula>":[96,124],"A":[97],"total":[98],"current":[99],"from":[100],"1.8supply.":[102],"Experimental":[103],"results":[104],"-50to":[107],"110sensing":[108],"range":[109],"demonstrate":[110],"92resolution":[112],"conversion":[115],"time":[116],"80":[118],".":[125]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":25},{"year":2024,"cited_by_count":3}],"updated_date":"2026-04-04T08:04:53.788161","created_date":"2025-10-10T00:00:00"}