{"id":"https://openalex.org/W4388520238","doi":"https://doi.org/10.1109/jssc.2023.3328385","title":"A 4.6\u2013400 K Functional Ringamp-Based 250 MS/s 12 b Pipelined ADC With PVT-Robust Unity-Gain-Frequency-Aware Bias Calibration","display_name":"A 4.6\u2013400 K Functional Ringamp-Based 250 MS/s 12 b Pipelined ADC With PVT-Robust Unity-Gain-Frequency-Aware Bias Calibration","publication_year":2023,"publication_date":"2023-11-09","ids":{"openalex":"https://openalex.org/W4388520238","doi":"https://doi.org/10.1109/jssc.2023.3328385"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2023.3328385","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3328385","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101782296","display_name":"Kaoru Yamashita","orcid":"https://orcid.org/0009-0004-9359-5580"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Kaoru Yamashita","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, Keio University, Yokohama, Japan"],"raw_orcid":"https://orcid.org/0009-0004-9359-5580","affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067914792","display_name":"Benjamin Hershberg","orcid":"https://orcid.org/0000-0003-3688-2589"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"Benjamin Hershberg","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, Keio University, Yokohama, Japan","Intel, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0003-3688-2589","affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]},{"raw_affiliation_string":"Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055467060","display_name":"Kentaro Yoshioka","orcid":"https://orcid.org/0000-0001-5640-2250"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kentaro Yoshioka","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, Keio University, Yokohama, Japan"],"raw_orcid":"https://orcid.org/0000-0001-5640-2250","affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014272633","display_name":"Hiroki Ishikuro","orcid":"https://orcid.org/0000-0002-9919-9923"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroki Ishikuro","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, Keio University, Yokohama, Japan"],"raw_orcid":"https://orcid.org/0000-0002-9919-9923","affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Keio University, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101782296"],"corresponding_institution_ids":["https://openalex.org/I203951103"],"apc_list":null,"apc_paid":null,"fwci":1.395,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.79889582,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"59","issue":"3","first_page":"740","last_page":"752"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operational-transconductance-amplifier","display_name":"Operational transconductance amplifier","score":0.711381196975708},{"id":"https://openalex.org/keywords/transconductance","display_name":"Transconductance","score":0.65096515417099},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5449049472808838},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.5037423968315125},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.4919874370098114},{"id":"https://openalex.org/keywords/phase-margin","display_name":"Phase margin","score":0.4842776656150818},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4731731712818146},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.4506976902484894},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4416184425354004},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41057485342025757},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3777565360069275},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3621484041213989},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.3547991216182709},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3189185857772827},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23861756920814514}],"concepts":[{"id":"https://openalex.org/C58117264","wikidata":"https://www.wikidata.org/wiki/Q1239595","display_name":"Operational transconductance amplifier","level":5,"score":0.711381196975708},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.65096515417099},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5449049472808838},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.5037423968315125},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.4919874370098114},{"id":"https://openalex.org/C81455027","wikidata":"https://www.wikidata.org/wiki/Q7180955","display_name":"Phase margin","level":5,"score":0.4842776656150818},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4731731712818146},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.4506976902484894},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4416184425354004},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41057485342025757},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3777565360069275},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3621484041213989},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.3547991216182709},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3189185857772827},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23861756920814514}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2023.3328385","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3328385","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6899999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G5726906255","display_name":null,"funder_award_id":"JPMJMS2067","funder_id":"https://openalex.org/F4320334789","funder_display_name":"Japan Science and Technology Agency"}],"funders":[{"id":"https://openalex.org/F4320334789","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1648307515","https://openalex.org/W1978194420","https://openalex.org/W2010414704","https://openalex.org/W2048009618","https://openalex.org/W2097216498","https://openalex.org/W2121873099","https://openalex.org/W2122296355","https://openalex.org/W2137169669","https://openalex.org/W2175250124","https://openalex.org/W2180407616","https://openalex.org/W2533128568","https://openalex.org/W2743325598","https://openalex.org/W2777276209","https://openalex.org/W2799571454","https://openalex.org/W2903551423","https://openalex.org/W2909018178","https://openalex.org/W2910052007","https://openalex.org/W2916531700","https://openalex.org/W2943623288","https://openalex.org/W2959812166","https://openalex.org/W2982346272","https://openalex.org/W2988320438","https://openalex.org/W3020771783","https://openalex.org/W3081064382","https://openalex.org/W3127766301","https://openalex.org/W3130882026","https://openalex.org/W3134124940","https://openalex.org/W3195048430","https://openalex.org/W4206651933","https://openalex.org/W4206729139","https://openalex.org/W4220719679","https://openalex.org/W4231501498","https://openalex.org/W4293173900","https://openalex.org/W4308089789","https://openalex.org/W4360605801","https://openalex.org/W4376134021","https://openalex.org/W6741667643"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2134780641","https://openalex.org/W4235119538"],"abstract_inverted_index":{"This":[0,135,166],"article":[1],"presents":[2],"a":[3,13,24,53,58,79,159,197,247],"process":[4],"voltage":[5,120],"temperature":[6,25,212,239],"(PVT)":[7],"-robust":[8],"ring":[9],"amplifier":[10,68,107],"that":[11],"enables":[12,167],"high":[14],"speed":[15,173],"pipelined":[16,181,248],"analog-to-digital-converter":[17],"(ADC)":[18],"without":[19,226],"gain":[20,154,228],"calibration,":[21],"operating":[22,225],"across":[23,49,208],"range":[26,240],"of":[27,34,41,75,118,132,145,218,233],"4.6\u2013400":[28,210],"K.":[29],"To":[30,230],"ensure":[31],"the":[32,35,38,67,72,76,91,97,116,127,133,141,146,187,209,231,236,242],"stability":[33],"ringamp,":[36],"given":[37],"large":[39],"variation":[40],"MOSFET":[42],"transconductance,":[43],"threshold":[44],"voltage,":[45],"and":[46,57,88,99,143,201,214],"drain":[47],"resistance":[48],"temperature,":[50],"we":[51],"propose":[52],"unity-gain-frequency-aware":[54,63],"bias":[55,64],"calibration":[56,65],"1st-stage":[59,147],"bias-enhancement":[60,113],"technique.":[61],"The":[62],"stabilizes":[66],"bandwidth":[69],"by":[70,95,138],"biasing":[71],"3rd":[73],"stage":[74,131],"ringamp":[77,189],"using":[78],"constant-":[80],"<inline-formula":[81],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[82],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[83],"<tex-math":[84],"notation=\"LaTeX\">$Gm$":[85],"</tex-math></inline-formula>":[86],"circuit":[87],"then":[89],"optimizing":[90],"overall":[92],"phase":[93],"margin":[94],"tuning":[96],"1st":[98],"2nd":[100],"stages":[101],"based":[102],"on":[103],"feedback":[104],"from":[105],"an":[106],"output":[108],"settling":[109],"monitor.":[110],"An":[111],"additional":[112],"technique":[114,163],"alleviates":[115],"issue":[117],"insufficient":[119,153],"headroom":[121],"at":[122,221],"cryogenic":[123],"temperatures":[124],"(CTs)":[125],"in":[126,155,190],"fully":[128],"differential":[129],"first":[130],"ringamp.":[134],"is":[136,164,184,241],"achieved":[137,237],"separately":[139],"ac-coupling":[140],"NMOS":[142],"PMOS":[144],"inverter.":[148],"Furthermore,":[149],"to":[150,199],"deal":[151],"with":[152,186],"advanced":[156],"CMOS":[157,193],"process,":[158],"cascode":[160],"correlated-level-shifting":[161],"(CLS)":[162],"proposed.":[165],"gain-calibration-free":[168],"operation":[169],"while":[170,224],"achieving":[171],"higher":[172],"than":[174],"conventional":[175],"CLS.":[176],"A":[177],"12-bit":[178],"250":[179],"MS/s":[180],"ADC":[182],"prototype":[183],"fabricated":[185],"proposed":[188],"65":[191],"nm":[192],"technology.":[194],"It":[195],"achieves":[196],"signal":[198],"noise":[200],"distortion":[202],"ratio":[203],"(SNDR)":[204],"above":[205],"57.7":[206],"dB":[207],"K":[211,223],"range,":[213],"Walden":[215],"figure-of-merit":[216],"(FoM)":[217],"154":[219],"fJ/conv.-step":[220],"4.6":[222],"any":[227],"calibrations.":[229],"best":[232],"our":[234],"knowledge,":[235],"functional":[238],"widest":[243],"ever":[244],"reported":[245],"for":[246],"ADC.":[249]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}