{"id":"https://openalex.org/W4388469962","doi":"https://doi.org/10.1109/jssc.2023.3328247","title":"A Wideband Full-Duplex Receiver With Multi-Domain Self-Interference Cancellation Based on Capacitor Stacking Delay and Delay Compensation in Cancellers","display_name":"A Wideband Full-Duplex Receiver With Multi-Domain Self-Interference Cancellation Based on Capacitor Stacking Delay and Delay Compensation in Cancellers","publication_year":2023,"publication_date":"2023-11-07","ids":{"openalex":"https://openalex.org/W4388469962","doi":"https://doi.org/10.1109/jssc.2023.3328247"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2023.3328247","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3328247","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061264341","display_name":"Chuangguo Wang","orcid":"https://orcid.org/0000-0001-5240-9551"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chuangguo Wang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-5240-9551","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078563896","display_name":"Xingyu Ma","orcid":"https://orcid.org/0009-0001-6824-6635"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xingyu Ma","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0001-6824-6635","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009189637","display_name":"Wei Li","orcid":"https://orcid.org/0000-0001-9177-4551"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Li","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-9177-4551","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101597227","display_name":"Fan Chen","orcid":"https://orcid.org/0000-0003-4905-1880"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Chen","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101563502","display_name":"Wen Zuo","orcid":"https://orcid.org/0009-0006-9028-8379"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wen Zuo","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0006-9028-8379","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010324653","display_name":"Yunyou Pu","orcid":"https://orcid.org/0000-0002-0066-8890"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yunyou Pu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-0066-8890","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040046865","display_name":"Jin Zhou","orcid":"https://orcid.org/0000-0001-5134-3706"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jin Zhou","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois at Urbana Champaign, Champaign, IL, USA"],"raw_orcid":"https://orcid.org/0000-0001-5134-3706","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois at Urbana Champaign, Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030822792","display_name":"Hongtao Xu","orcid":"https://orcid.org/0000-0003-1852-4112"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongtao Xu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-1852-4112","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8307,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.69174942,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"59","issue":"6","first_page":"1697","last_page":"1708"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12791","display_name":"Full-Duplex Wireless Communications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12791","display_name":"Full-Duplex Wireless Communications","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11851","display_name":"Electromagnetic Compatibility and Measurements","score":0.9526000022888184,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10891","display_name":"Radar Systems and Signal Processing","score":0.9093999862670898,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.6043528318405151},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.48833557963371277},{"id":"https://openalex.org/keywords/group-delay-and-phase-delay","display_name":"Group delay and phase delay","score":0.47578632831573486},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.4671945571899414},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.463714599609375},{"id":"https://openalex.org/keywords/delay-spread","display_name":"Delay spread","score":0.4615575969219208},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45236796140670776},{"id":"https://openalex.org/keywords/radio-frequency","display_name":"Radio frequency","score":0.4334462583065033},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4194101393222809},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4156343340873718},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39919552206993103},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.36854398250579834},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.34698566794395447},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.27378028631210327},{"id":"https://openalex.org/keywords/multipath-propagation","display_name":"Multipath propagation","score":0.23571449518203735},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20505687594413757},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.16498419642448425},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15337979793548584}],"concepts":[{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.6043528318405151},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.48833557963371277},{"id":"https://openalex.org/C123792056","wikidata":"https://www.wikidata.org/wiki/Q365988","display_name":"Group delay and phase delay","level":3,"score":0.47578632831573486},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.4671945571899414},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.463714599609375},{"id":"https://openalex.org/C49456836","wikidata":"https://www.wikidata.org/wiki/Q666814","display_name":"Delay spread","level":4,"score":0.4615575969219208},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45236796140670776},{"id":"https://openalex.org/C74064498","wikidata":"https://www.wikidata.org/wiki/Q3396184","display_name":"Radio frequency","level":2,"score":0.4334462583065033},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4194101393222809},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4156343340873718},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39919552206993103},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.36854398250579834},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.34698566794395447},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.27378028631210327},{"id":"https://openalex.org/C161218011","wikidata":"https://www.wikidata.org/wiki/Q11827794","display_name":"Multipath propagation","level":3,"score":0.23571449518203735},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20505687594413757},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.16498419642448425},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15337979793548584}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2023.3328247","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3328247","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1898163635","https://openalex.org/W2035708110","https://openalex.org/W2115671655","https://openalex.org/W2144968876","https://openalex.org/W2146167262","https://openalex.org/W2175232894","https://openalex.org/W2180624089","https://openalex.org/W2594094450","https://openalex.org/W2606717629","https://openalex.org/W2736270902","https://openalex.org/W2789598991","https://openalex.org/W2792819302","https://openalex.org/W2899061734","https://openalex.org/W2913285031","https://openalex.org/W2921555018","https://openalex.org/W2924002177","https://openalex.org/W2969317624","https://openalex.org/W2990179425","https://openalex.org/W3087971743","https://openalex.org/W3092545306","https://openalex.org/W3134238321","https://openalex.org/W3134851968","https://openalex.org/W3137062190","https://openalex.org/W3208381397","https://openalex.org/W4226376525","https://openalex.org/W4293518261","https://openalex.org/W4293519085","https://openalex.org/W4308089492","https://openalex.org/W4323914346"],"related_works":["https://openalex.org/W2204547643","https://openalex.org/W1497578837","https://openalex.org/W1525347708","https://openalex.org/W2158690210","https://openalex.org/W2135520952","https://openalex.org/W4253176004","https://openalex.org/W1523140788","https://openalex.org/W1942277661","https://openalex.org/W1486055428","https://openalex.org/W2439723986"],"abstract_inverted_index":{"Nanosecond-scale":[0],"on-chip":[1],"delay":[2,39,58,70,117,131],"is":[3,63,74,82,194,203],"critical":[4],"for":[5,17],"integrated":[6],"wideband":[7],"self-interference":[8],"cancellation":[9],"(SIC)":[10],"in":[11,41,76,84,95,152],"full":[12],"duplex":[13],"(FD)":[14],"system,":[15],"especially":[16],"radio":[18],"frequency":[19],"(RF)":[20],"domain":[21],"SIC.":[22],"In":[23,55,163],"this":[24],"article,":[25],"we":[26],"presented":[27],"an":[28],"FD":[29,91,164],"receiver":[30],"(RX)":[31],"with":[32,98],"multi-domain":[33],"SICs":[34],"using":[35],"capacitor":[36],"stacking":[37],"(CS)-based":[38],"cell":[40],"the":[42,47,67,77,111,166,172],"RF":[43,112,167],"canceller":[44,113,127],"which":[45,73],"breaks":[46],"trade-off":[48],"among":[49],"delay,":[50],"loss,":[51],"form-factor,":[52],"and":[53,168,181],"noise.":[54],"addition,":[56],"a":[57,99,116,130,156],"bandwidth":[59],"(BW)":[60],"expansion":[61],"method":[62],"proposed":[64,90],"to":[65],"break":[66],"limitation":[68],"of":[69,101,132,154,160],"BW":[71,151],"product,":[72],"demonstrated":[75],"BB":[78,169],"canceller.":[79],"A":[80],"prototype":[81],"fabricated":[83],"65":[85],"nm":[86],"CMOS":[87],"process.":[88],"The":[89,124,190,199],"RX":[92,173,191],"can":[93,114,128],"operate":[94],"0.5\u20134":[96],"GHz":[97,106,186],"gain":[100],"29\u201332":[102],"dB.":[103,198],"At":[104],"2":[105,185],"local":[107],"oscillator":[108],"(LO)":[109],"frequency,":[110,188],"achieve":[115,129],"of$\\sim$2\u20137.5":[118],"ns":[119,134],"while":[120,135],"consuming":[121,136],"10":[122],"mW.":[123,138],"baseband":[125],"(BB)":[126],"9\u201315":[133],"4.4":[137],"These":[139],"large":[140],"nanosecond-scale":[141],"delays":[142],"ensure":[143],"32\u201338":[144],"dB":[145,183],"SIC":[146],"over":[147],"20":[148],"MHz":[149],"signal":[150],"case":[153],"applying":[155],"commercial":[157],"circulator":[158],"(isolation":[159],"23\u201326":[161],"dB).":[162],"mode,":[165],"cancellers":[170],"degrade":[171],"noise":[174],"figure":[175],"(NF)":[176],"by":[177,196],"less":[178],"than":[179],"0.9":[180],"0.4":[182,205],"at":[184],"LO":[187],"respectively.":[189],"power":[192],"handling":[193],"improved":[195],"11.5":[197],"active":[200],"chip":[201],"area":[202],"only":[204],"mm$^{2}$.":[206]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":2}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}