{"id":"https://openalex.org/W4388469893","doi":"https://doi.org/10.1109/jssc.2023.3326094","title":"eDRAM-CIM: Reconfigurable Charge Domain Compute-In-Memory Design With Embedded Dynamic Random Access Memory Array Realizing Adaptive Data Converters","display_name":"eDRAM-CIM: Reconfigurable Charge Domain Compute-In-Memory Design With Embedded Dynamic Random Access Memory Array Realizing Adaptive Data Converters","publication_year":2023,"publication_date":"2023-11-07","ids":{"openalex":"https://openalex.org/W4388469893","doi":"https://doi.org/10.1109/jssc.2023.3326094"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2023.3326094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3326094","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031054921","display_name":"Shanshan Xie","orcid":"https://orcid.org/0000-0001-8411-3050"},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shanshan Xie","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","Google LLC, Sunnyvale, CA, USA","Intel Circuit Research Laboratory, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0001-8411-3050","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Google LLC, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1291425158"]},{"raw_affiliation_string":"Intel Circuit Research Laboratory, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078795733","display_name":"Can Ni","orcid":"https://orcid.org/0009-0008-5118-8601"},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Can Ni","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","Google LLC, Sunnyvale, CA, USA","Intel Circuit Research Laboratory, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0009-0008-5118-8601","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Google LLC, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1291425158"]},{"raw_affiliation_string":"Intel Circuit Research Laboratory, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015176330","display_name":"Aseem Sayal","orcid":"https://orcid.org/0000-0003-3078-9498"},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aseem Sayal","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","Google LLC, Sunnyvale, CA, USA","Intel Circuit Research Laboratory, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0003-3078-9498","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Google LLC, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1291425158"]},{"raw_affiliation_string":"Intel Circuit Research Laboratory, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023812483","display_name":"Pulkit Jain","orcid":"https://orcid.org/0000-0001-5708-9761"},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pulkit Jain","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","Google LLC, Sunnyvale, CA, USA","Intel Circuit Research Laboratory, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Google LLC, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1291425158"]},{"raw_affiliation_string":"Intel Circuit Research Laboratory, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063387912","display_name":"Fatih Hamzaoglu","orcid":"https://orcid.org/0000-0003-3500-5007"},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fatih Hamzaoglu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","Google LLC, Sunnyvale, CA, USA","Intel Circuit Research Laboratory, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0003-3500-5007","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Google LLC, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1291425158"]},{"raw_affiliation_string":"Intel Circuit Research Laboratory, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003048953","display_name":"Jaydeep P. Kulkarni","orcid":"https://orcid.org/0000-0002-0258-6776"},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaydeep P. Kulkarni","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","Google LLC, Sunnyvale, CA, USA","Intel Circuit Research Laboratory, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-0258-6776","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Google LLC, Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1291425158"]},{"raw_affiliation_string":"Intel Circuit Research Laboratory, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.5752,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.90655838,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":"59","issue":"6","first_page":"1950","last_page":"1961"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5561938285827637},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4494752287864685},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3451992869377136},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3347572088241577},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32122603058815},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21003198623657227}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5561938285827637},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4494752287864685},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3451992869377136},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3347572088241577},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32122603058815},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21003198623657227}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2023.3326094","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3326094","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6499999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1515422725","https://openalex.org/W1966939297","https://openalex.org/W1995562189","https://openalex.org/W1998808035","https://openalex.org/W2014651988","https://openalex.org/W2035713928","https://openalex.org/W2144354855","https://openalex.org/W2160815625","https://openalex.org/W2194775991","https://openalex.org/W2212165050","https://openalex.org/W2271840356","https://openalex.org/W2591601611","https://openalex.org/W2604319603","https://openalex.org/W2776589185","https://openalex.org/W2792893539","https://openalex.org/W2895842071","https://openalex.org/W2909308379","https://openalex.org/W2920326572","https://openalex.org/W2921351161","https://openalex.org/W2922487710","https://openalex.org/W2922523256","https://openalex.org/W2938922982","https://openalex.org/W2979874885","https://openalex.org/W2985229340","https://openalex.org/W3000301330","https://openalex.org/W3015590138","https://openalex.org/W3015980402","https://openalex.org/W3016014942","https://openalex.org/W3016021860","https://openalex.org/W3016147292","https://openalex.org/W3026786299","https://openalex.org/W3048746542","https://openalex.org/W3097655915","https://openalex.org/W3099871312","https://openalex.org/W3135701542","https://openalex.org/W4286571868","https://openalex.org/W4360605725","https://openalex.org/W6694517276"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,8,154],"compute-in-memory":[4],"(CIM)":[5],"architecture":[6],"for":[7,26,63,247],"large-scale":[9,250],"machine":[10],"learning":[11],"(ML)":[12],"accelerator,":[13,68],"which":[14,69,115,225],"employs$1T1C$embedded":[15],"dynamic":[16,146],"random":[17],"access":[18],"memory":[19,55],"(eDRAM)":[20],"bitcells":[21],"as":[22],"charge":[23],"domain":[24,101,141],"circuits":[25],"convolution":[27,133],"neural":[28],"network":[29],"(CNN)":[30],"multiply-accumulation-averaging":[31],"(MAV)":[32],"computations.":[33],"By":[34],"repurposing":[35],"existing$1T1C$eDRAM":[36],"columns":[37],"to":[38,99,138,160,218],"construct":[39],"an":[40,64,143,229],"adaptive":[41,145],"data":[42,123,128],"converter,":[43],"dot-product,":[44],"averaging,":[45],"pooling,":[46],"and":[47,76,125,164,181,195,210,240],"rectified":[48],"linear":[49],"unit":[50],"(ReLU)":[51],"activation":[52],"on":[53,103],"the":[54,57,61,72,78,81,86,112,119,132,139,173,179,182,185,188,221],"array,":[56,121],"eDRAM-CIM":[58,87,169,223],"design":[59],"eliminates":[60],"need":[62],"extra":[65],"dedicated":[66],"hardware":[67,73],"significantly":[70],"reduces":[71],"implementation":[74],"cost":[75],"increases":[77],"reconfigurability":[79],"of":[80,157,184],"CIM":[82,252],"computation":[83],"circuit.":[84],"In":[85,130],"design,":[88],"8":[89,192,196],"b":[90,193,197],"digital":[91,140],"inputs":[92],"from":[93],"image":[94],"pixel":[95],"values":[96],"are":[97,116,135],"converted":[98],"analog":[100],"directly":[102],"eDRAM":[104,120,231],"columns.":[105],"The":[106],"dot-product":[107,158],"is":[108,216],"computed":[109],"without":[110],"disturbing":[111],"kernel":[113],"weights,":[114],"stored":[117],"in":[118,172,228,249],"preventing":[122],"duplication":[124],"additional":[126],"intra-memory":[127],"movement.":[129],"addition,":[131],"results":[134],"transferred":[136],"back":[137],"using":[142,187],"in-eDRAM":[144],"range":[147,156],"successive-approximation":[148],"(SAR)":[149],"analog-to-digital":[150],"converter":[151],"(ADC)":[152],"utilizing":[153],"narrow":[155],"distribution":[159],"reduce":[161],"ADC":[162],"latency":[163],"energy.":[165],"A":[166,213],"16":[167],"Kb":[168],"prototype,":[170],"implemented":[171],"65":[174],"nm":[175],"CMOS":[176],"process,":[177],"demonstrates":[178],"concept":[180],"functionality":[183],"test-chip":[186],"CIFAR-10":[189],"dataset":[190],"with":[191],"input":[194],"signed":[198],"weight,":[199],"achieving":[200],"90.77%":[201],"accuracy,":[202],"4.71":[203],"GOPS":[204],"throughput,":[205],"4.76":[206],"TOPS/W":[207],"energy":[208,236],"efficiency,":[209],"8.26":[211],"GOPS/mm2.":[212],"scalability":[214],"analysis":[215],"developed":[217],"show":[219],"that":[220],"presented":[222],"approach,":[224],"was":[226],"adopted":[227],"advanced":[230],"technology":[232],"node,":[233],"shows":[234],"promising":[235],"efficiency":[237],"(11.21":[238],"TOPS/W)":[239],"throughput":[241],"(22.2":[242],"TOPS),":[243],"suggesting":[244],"its":[245],"potential":[246],"application":[248],"energy-efficient":[251],"designs.":[253]},"counts_by_year":[{"year":2026,"cited_by_count":7},{"year":2025,"cited_by_count":18},{"year":2024,"cited_by_count":6}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}