{"id":"https://openalex.org/W4387415123","doi":"https://doi.org/10.1109/jssc.2023.3315692","title":"A 128-Gb/s <i>D</i>-Band Receiver With Integrated PLL and ADC Achieving 1.95-pJ/b Efficiency in 22-nm FinFET","display_name":"A 128-Gb/s <i>D</i>-Band Receiver With Integrated PLL and ADC Achieving 1.95-pJ/b Efficiency in 22-nm FinFET","publication_year":2023,"publication_date":"2023-10-06","ids":{"openalex":"https://openalex.org/W4387415123","doi":"https://doi.org/10.1109/jssc.2023.3315692"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2023.3315692","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3315692","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066915898","display_name":"Abhishek Agrawal","orcid":"https://orcid.org/0000-0002-7882-1461"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Abhishek Agrawal","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-7882-1461","affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074486260","display_name":"Amy Whitcombe","orcid":"https://orcid.org/0000-0002-7188-7628"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amy Whitcombe","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-7188-7628","affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112401104","display_name":"Woorim Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Woorim Shin","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051556159","display_name":"Ritesh Bhat","orcid":"https://orcid.org/0000-0002-0505-9736"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ritesh Bhat","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-0505-9736","affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078845675","display_name":"Somnath Kundu","orcid":"https://orcid.org/0000-0002-5891-7968"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Somnath Kundu","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-5891-7968","affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005509548","display_name":"Peter Sagazio","orcid":"https://orcid.org/0000-0001-7335-5337"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Sagazio","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0001-7335-5337","affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021788502","display_name":"Hariprasad Chandrakumar","orcid":"https://orcid.org/0000-0003-0758-5534"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hariprasad Chandrakumar","raw_affiliation_strings":["Advanced Design Group in Technology Development Organization, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0003-0758-5534","affiliations":[{"raw_affiliation_string":"Advanced Design Group in Technology Development Organization, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102808031","display_name":"Thomas W. Brown","orcid":"https://orcid.org/0000-0001-5245-0132"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thomas W. Brown","raw_affiliation_strings":["Advanced Design Group in Technology Development Organization, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0001-5245-0132","affiliations":[{"raw_affiliation_string":"Advanced Design Group in Technology Development Organization, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059381050","display_name":"Brent Carlton","orcid":"https://orcid.org/0000-0003-4542-4715"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brent R. Carlton","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0003-4542-4715","affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087348289","display_name":"Christopher Hull","orcid":"https://orcid.org/0000-0002-8479-2062"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christopher Hull","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059114871","display_name":"Steven Callender","orcid":"https://orcid.org/0000-0002-8121-673X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Callender","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-8121-673X","affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065695022","display_name":"Stefano Pellerano","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stefano Pellerano","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":12,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.3316,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.88940218,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"58","issue":"12","first_page":"3364","last_page":"3379"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.5642161965370178},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5408667922019958},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.52903813123703},{"id":"https://openalex.org/keywords/quadrature","display_name":"Quadrature (astronomy)","score":0.46781277656555176},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4635689854621887},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4444953203201294},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.44339990615844727},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.43499046564102173},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.417686402797699},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3757210075855255},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3363640606403351},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33486658334732056},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.32498037815093994},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.31807586550712585},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2896025776863098},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.23804005980491638}],"concepts":[{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.5642161965370178},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5408667922019958},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.52903813123703},{"id":"https://openalex.org/C62869609","wikidata":"https://www.wikidata.org/wiki/Q28137","display_name":"Quadrature (astronomy)","level":2,"score":0.46781277656555176},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4635689854621887},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4444953203201294},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.44339990615844727},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43499046564102173},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.417686402797699},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3757210075855255},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3363640606403351},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33486658334732056},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.32498037815093994},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.31807586550712585},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2896025776863098},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.23804005980491638}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2023.3315692","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3315692","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W1644985135","https://openalex.org/W2066493534","https://openalex.org/W2083876336","https://openalex.org/W2092507388","https://openalex.org/W2146456549","https://openalex.org/W2275947161","https://openalex.org/W2296644030","https://openalex.org/W2408182051","https://openalex.org/W2592683973","https://openalex.org/W2606511386","https://openalex.org/W2793607050","https://openalex.org/W2885353759","https://openalex.org/W2889865542","https://openalex.org/W2899345358","https://openalex.org/W2914643564","https://openalex.org/W2918826880","https://openalex.org/W2959445744","https://openalex.org/W2972781853","https://openalex.org/W2980769293","https://openalex.org/W3015232121","https://openalex.org/W3015324707","https://openalex.org/W3020154269","https://openalex.org/W3092161863","https://openalex.org/W3094122330","https://openalex.org/W3134828206","https://openalex.org/W3135750548","https://openalex.org/W3138020315","https://openalex.org/W3176180437","https://openalex.org/W3185218019","https://openalex.org/W3194275199","https://openalex.org/W3208717023","https://openalex.org/W3211039591","https://openalex.org/W4220813314","https://openalex.org/W4221091519","https://openalex.org/W4280514498","https://openalex.org/W4280630878","https://openalex.org/W4285506717","https://openalex.org/W4291653258","https://openalex.org/W4293518030","https://openalex.org/W4308089466","https://openalex.org/W4310054369","https://openalex.org/W4313476588","https://openalex.org/W4313591043","https://openalex.org/W4317555239","https://openalex.org/W4360606417","https://openalex.org/W4376134007"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W2204547643","https://openalex.org/W1497578837","https://openalex.org/W4294892273","https://openalex.org/W2474043983","https://openalex.org/W2078513307","https://openalex.org/W2566880546","https://openalex.org/W2544336511","https://openalex.org/W2144737022","https://openalex.org/W1978186604"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,31,85],"<inline-formula":[4,46],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[5,47],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[6,48],"<tex-math":[7,49],"notation=\"LaTeX\">${D}$":[8],"</tex-math></inline-formula>":[9,51],"-band":[10],"(110\u2013170":[11],"GHz)":[12],"receiver":[13,25],"(RX)":[14],"with":[15,95,114],"integrated":[16,79],"analog-to-digital":[17],"converter":[18],"(ADC)":[19],"and":[20,41,70,98,117],"phase-locked":[21],"loop":[22],"(PLL).":[23],"The":[24,77,105],"front":[26],"end":[27],"(RXFE)":[28],"consists":[29],"of":[30,89],"coupled-line-based":[32],"Guanella":[33],"balun":[34],"matching":[35],"network,":[36],"140-GHz":[37],"low-noise":[38],"amplifier":[39,44],"(LNA),":[40],"Cherry\u2013Hooper":[42],"(CH)":[43],"providing":[45],"notation=\"LaTeX\">$&gt;$":[50],"20-GHz":[52],"baseband":[53],"bandwidth.":[54],"A":[55],"quadrature":[56],"PLL":[57],"provides":[58,110],"I/Q":[59],"local":[60],"oscillator":[61],"(LO)":[62],"signals":[63],"for":[64,102,121],"down-conversion.":[65],"Two":[66],"32-GS/s":[67],"hybrid":[68],"voltage-":[69],"time-domain":[71],"ADCs":[72],"digitize":[73],"the":[74],"RXFE":[75,107],"output.":[76],"fully":[78],"22-nm":[80],"FinFET":[81],"CMOS":[82],"prototype":[83],"achieves":[84],"peak":[86],"data":[87,112],"rate":[88],"128":[90],"Gb/s":[91],"using":[92],"16-QAM":[93],"modulation":[94],"\u201315.2-dB":[96],"EVM":[97,116],"consumes":[99,118],"246":[100],"mW":[101,120],"1.95-pJ/b":[103],"efficiency.":[104,123],"stand-alone":[106],"without":[108],"ADC":[109],"160-Gb/s":[111],"rates":[113],"\u201316.4-dB":[115],"166":[119],"1.04-pJ/b":[122]},"counts_by_year":[{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":11}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}