{"id":"https://openalex.org/W4386825219","doi":"https://doi.org/10.1109/jssc.2023.3311681","title":"A Low-Spur and Low-Jitter Fractional- <i>N</i> Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering","display_name":"A Low-Spur and Low-Jitter Fractional- <i>N</i> Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering","publication_year":2023,"publication_date":"2023-09-18","ids":{"openalex":"https://openalex.org/W4386825219","doi":"https://doi.org/10.1109/jssc.2023.3311681"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2023.3311681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3311681","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://re.public.polimi.it/bitstream/11311/1259046/9/FINAL_VERSION_merged%20%282%29%20%281%29.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010409811","display_name":"Simone M. Dartizio","orcid":"https://orcid.org/0000-0001-5983-5609"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Simone M. Dartizio","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0001-5983-5609","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035434717","display_name":"Francesco Tesolin","orcid":"https://orcid.org/0000-0002-9743-5726"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Tesolin","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0002-9743-5726","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082358586","display_name":"Giacomo Castoro","orcid":"https://orcid.org/0000-0002-8963-1575"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giacomo Castoro","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0002-8963-1575","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013353836","display_name":"Francesco Buccoleri","orcid":"https://orcid.org/0000-0003-2986-9570"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Buccoleri","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0003-2986-9570","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055194098","display_name":"Michele Rossoni","orcid":"https://orcid.org/0009-0005-2684-8549"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Michele Rossoni","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046032176","display_name":"Dmytro Cherniak","orcid":"https://orcid.org/0000-0001-7662-9022"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Dmytro Cherniak","raw_affiliation_strings":["Infineon Technologies AG, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073514694","display_name":"Carlo Samori","orcid":"https://orcid.org/0000-0002-7084-0721"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Carlo Samori","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0002-7084-0721","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051946676","display_name":"Andrea L. Lacaita","orcid":"https://orcid.org/0000-0003-0315-514X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea L. Lacaita","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0003-0315-514X","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085904857","display_name":"Salvatore Levantino","orcid":"https://orcid.org/0000-0003-0895-1700"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Levantino","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0003-0895-1700","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.7074,"has_fulltext":true,"cited_by_count":46,"citation_normalized_percentile":{"value":0.94559159,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":99,"max":100},"biblio":{"volume":"58","issue":"12","first_page":"3320","last_page":"3337"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9857000112533569,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6924669146537781},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5532368421554565},{"id":"https://openalex.org/keywords/dither","display_name":"Dither","score":0.5429444313049316},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5225790739059448},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5107331275939941},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.509465754032135},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.44861406087875366},{"id":"https://openalex.org/keywords/inverse","display_name":"Inverse","score":0.41355741024017334},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3798868954181671},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3219802677631378},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2869095206260681},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.2735300660133362},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.2729293406009674},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15240967273712158},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15156832337379456}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6924669146537781},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5532368421554565},{"id":"https://openalex.org/C70451592","wikidata":"https://www.wikidata.org/wiki/Q376493","display_name":"Dither","level":3,"score":0.5429444313049316},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5225790739059448},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5107331275939941},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.509465754032135},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.44861406087875366},{"id":"https://openalex.org/C207467116","wikidata":"https://www.wikidata.org/wiki/Q4385666","display_name":"Inverse","level":2,"score":0.41355741024017334},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3798868954181671},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3219802677631378},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2869095206260681},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.2735300660133362},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.2729293406009674},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15240967273712158},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15156832337379456},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2023.3311681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3311681","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1259046","is_oa":true,"landing_page_url":"https://hdl.handle.net/11311/1259046","pdf_url":"https://re.public.polimi.it/bitstream/11311/1259046/9/FINAL_VERSION_merged%20%282%29%20%281%29.pdf","source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:re.public.polimi.it:11311/1259046","is_oa":true,"landing_page_url":"https://hdl.handle.net/11311/1259046","pdf_url":"https://re.public.polimi.it/bitstream/11311/1259046/9/FINAL_VERSION_merged%20%282%29%20%281%29.pdf","source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320330618","display_name":"Infineon Technologies","ror":"https://ror.org/005kw6t15"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4386825219.pdf","grobid_xml":"https://content.openalex.org/works/W4386825219.grobid-xml"},"referenced_works_count":45,"referenced_works":["https://openalex.org/W1571758417","https://openalex.org/W1940483669","https://openalex.org/W1989376602","https://openalex.org/W2030409824","https://openalex.org/W2032865504","https://openalex.org/W2036880312","https://openalex.org/W2072192908","https://openalex.org/W2110315270","https://openalex.org/W2117662511","https://openalex.org/W2120500930","https://openalex.org/W2161066961","https://openalex.org/W2342426112","https://openalex.org/W2577476579","https://openalex.org/W2592077478","https://openalex.org/W2740751239","https://openalex.org/W2894291793","https://openalex.org/W2901368319","https://openalex.org/W2921886179","https://openalex.org/W2960457490","https://openalex.org/W2972420192","https://openalex.org/W2975185022","https://openalex.org/W3015425606","https://openalex.org/W3028609937","https://openalex.org/W3091265405","https://openalex.org/W3108647219","https://openalex.org/W3135664810","https://openalex.org/W3135892526","https://openalex.org/W3185810859","https://openalex.org/W3200715165","https://openalex.org/W3201131231","https://openalex.org/W3205565959","https://openalex.org/W3214302083","https://openalex.org/W4205502471","https://openalex.org/W4207074682","https://openalex.org/W4220957393","https://openalex.org/W4248108322","https://openalex.org/W4312261872","https://openalex.org/W4312448580","https://openalex.org/W4312742732","https://openalex.org/W4360605445","https://openalex.org/W4360605781","https://openalex.org/W4360606005","https://openalex.org/W4360606778","https://openalex.org/W4376133333","https://openalex.org/W4376461145"],"related_works":["https://openalex.org/W2389128124","https://openalex.org/W2364812720","https://openalex.org/W2138725603","https://openalex.org/W2098358062","https://openalex.org/W2139484866","https://openalex.org/W2143696453","https://openalex.org/W2115832005","https://openalex.org/W2025681744","https://openalex.org/W1507049060","https://openalex.org/W580081827"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,87,126],"low-spur":[4],"and":[5,43,74,98,112,120],"low-jitter":[6],"fractional-$N$digital":[7],"phase-locked":[8],"loop":[9],"(PLL).":[10],"To":[11],"reduce":[12],"the":[13,18,21,31,48,55,63,76,80,107,113],"fractional":[14,77,110],"spurs":[15,78,111],"caused":[16],"by":[17],"non-linearity":[19],"of":[20,58,95,129,131],"digital-to-time":[22],"converter":[23],"(DTC),":[24],"two":[25],"novel":[26],"solutions":[27],"are":[28,116],"introduced.":[29],"First,":[30],"inverse-constant-slope":[32],"DTC":[33,71],"achieves":[34],"high-linearity,":[35],"thanks":[36],"to":[37,40,125],"its":[38],"immunity":[39],"channel-length":[41],"modulation":[42],"non-linear":[44],"parasitic":[45],"capacitances.":[46],"Second,":[47],"frequency-control-word":[49],"(FCW)":[50],"subtractive":[51],"dithering":[52],"technique":[53],"randomizes":[54],"quantization":[56],"error":[57],"the$\\Delta":[59],"\\Sigma":[60],"$modulator":[61],"driving":[62],"PLL":[64,81],"divider":[65],"ratio":[66],"without":[67],"requiring":[68],"an":[69,92],"increased":[70],"dynamic":[72],"range":[73],"pushing":[75],"outside":[79],"bandwidth.":[82],"The":[83],"prototype,":[84],"implemented":[85],"in":[86],"28-nm":[88],"CMOS":[89],"process,":[90],"has":[91],"active":[93],"area":[94],"0.33":[96],"mm2":[97],"dissipates":[99],"17.2":[100],"mW.":[101],"At":[102],"fractional-$N$channels":[103],"near":[104],"9.25":[105],"GHz,":[106],"measured":[108],"in-band":[109],"rms":[114],"jitter":[115],"below":[117],"\u221270":[118],"dBc":[119],"77":[121],"fs,":[122],"respectively,":[123],"leading":[124],"jitter-power":[127],"figure":[128],"merit":[130],"\u2212249.9":[132],"dB.":[133]},"counts_by_year":[{"year":2026,"cited_by_count":9},{"year":2025,"cited_by_count":21},{"year":2024,"cited_by_count":16}],"updated_date":"2026-08-18T07:49:30.821534","created_date":"2023-09-19T00:00:00"}