{"id":"https://openalex.org/W4380520311","doi":"https://doi.org/10.1109/jssc.2023.3282018","title":"A Fully Integrated Digital Polar Transmitter With Single-Ended Doherty PA and DLL-Based Three-Segment Hybrid DTC in 28 nm CMOS","display_name":"A Fully Integrated Digital Polar Transmitter With Single-Ended Doherty PA and DLL-Based Three-Segment Hybrid DTC in 28 nm CMOS","publication_year":2023,"publication_date":"2023-06-13","ids":{"openalex":"https://openalex.org/W4380520311","doi":"https://doi.org/10.1109/jssc.2023.3282018"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2023.3282018","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3282018","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101622973","display_name":"Tao Wang","orcid":"https://orcid.org/0000-0002-6883-2474"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tao Wang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-6883-2474","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079681314","display_name":"Jieyang Li","orcid":"https://orcid.org/0000-0002-8640-6479"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jieyang Li","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036960668","display_name":"Di Hua","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Di Hua","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023180065","display_name":"Liangbo Lei","orcid":"https://orcid.org/0009-0002-0675-4711"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liangbo Lei","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0002-0675-4711","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072148138","display_name":"Peng Cao","orcid":"https://orcid.org/0000-0001-8735-2989"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Cao","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-8735-2989","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005279717","display_name":"Peng Xu","orcid":"https://orcid.org/0000-0002-3762-4875"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Xu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-3762-4875","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089070385","display_name":"Jiawei Xu","orcid":"https://orcid.org/0000-0002-4150-0971"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiawei Xu","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-4150-0971","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082092557","display_name":"Zhiliang Hong","orcid":"https://orcid.org/0000-0002-9968-5964"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiliang Hong","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-9968-5964","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.7579,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.6610623,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"59","issue":"2","first_page":"388","last_page":"399"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10262","display_name":"Microwave Engineering and Waveguides","score":0.9700999855995178,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5576667785644531},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5517329573631287},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.481833815574646},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.4492841064929962},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.41666290163993835},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39691251516342163},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38221824169158936},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3561887741088867},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.324344277381897},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19721227884292603},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.08730512857437134}],"concepts":[{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5576667785644531},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5517329573631287},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.481833815574646},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.4492841064929962},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.41666290163993835},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39691251516342163},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38221824169158936},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3561887741088867},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.324344277381897},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19721227884292603},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.08730512857437134},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2023.3282018","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3282018","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1981305442","https://openalex.org/W2004588295","https://openalex.org/W2018401176","https://openalex.org/W2038285405","https://openalex.org/W2049089411","https://openalex.org/W2067689482","https://openalex.org/W2072864093","https://openalex.org/W2081669014","https://openalex.org/W2101404634","https://openalex.org/W2104183221","https://openalex.org/W2164060098","https://openalex.org/W2166055633","https://openalex.org/W2166432951","https://openalex.org/W2171440064","https://openalex.org/W2274213189","https://openalex.org/W2291980487","https://openalex.org/W2293417919","https://openalex.org/W2516199239","https://openalex.org/W2584918325","https://openalex.org/W2587184733","https://openalex.org/W2592426003","https://openalex.org/W2594929092","https://openalex.org/W2615575533","https://openalex.org/W2756971426","https://openalex.org/W2788680135","https://openalex.org/W2898762339","https://openalex.org/W2917135595","https://openalex.org/W2941647551","https://openalex.org/W2946490786","https://openalex.org/W2981843181","https://openalex.org/W2986711281","https://openalex.org/W3043149527","https://openalex.org/W3112968054","https://openalex.org/W3214845255","https://openalex.org/W4241412730","https://openalex.org/W4288391359","https://openalex.org/W6641045975"],"related_works":["https://openalex.org/W2157521655","https://openalex.org/W2562485071","https://openalex.org/W2725698871","https://openalex.org/W2096197213","https://openalex.org/W2291287622","https://openalex.org/W2177703353","https://openalex.org/W2144831597","https://openalex.org/W2132646971","https://openalex.org/W2071524226","https://openalex.org/W2139652227"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,18,60,65,85,93,110,116,163,193],"fully":[4],"integrated":[5],"digital":[6,13,256],"polar":[7],"transmitter":[8],"(DPTX)":[9],"incorporating":[10],"an":[11,204,217,223],"efficiency-enhanced":[12],"power":[14,37,49,52,96,171,198],"amplifier":[15,50],"(DPA)":[16],"and":[17,74,109,126,133,157],"high-resolution":[19],"digital-to-time":[20],"converter":[21],"(DTC).":[22],"The":[23,121],"proposed":[24],"single-ended":[25],"Doherty":[26],"(SED)":[27],"PA":[28],"topology":[29],"with":[30,64,192,252],"switched-capacitor":[31],"(SC)":[32],"arrays":[33],"can":[34],"generate":[35],"four":[36],"efficiency":[38,45,226],"peaks":[39],"that":[40,246],"significantly":[41],"improve":[42,70],"the":[43,48,71,81,90,137,141,170,179,201,254],"power-added":[44],"(PAE)":[46],"at":[47,115,123,162],"(PA)\u2019s":[51],"back-offs":[53],"(PBOs).":[54],"In":[55],"addition,":[56],"this":[57],"work":[58],"utilizes":[59],"three-segment":[61],"DTC,":[62],"built":[63],"delay-locked":[66],"loop":[67],"(DLL),":[68],"to":[69],"phase":[72,147,160],"resolution":[73],"enable":[75],"real-time":[76],"process-voltage-temperature":[77],"(PVT)":[78],"calibration":[79],"of":[80,106,113,166,213,220,228],"DTC.":[82],"Fabricated":[83],"in":[84],"28":[86],"nm":[87],"CMOS":[88],"technology,":[89],"DPTX":[91,202],"achieves":[92,143,203],"peak":[94,111],"output":[95,146],"(":[97],"<inline-formula":[98,206],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[99,207],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[100,208],"<tex-math":[101,209],"notation=\"LaTeX\">$P_{\\mathrm":[102,210],"{out}}$":[103,211],"</tex-math></inline-formula>":[104,212],")":[105],"27.7":[107],"dBm":[108],"PAE":[112,219],"33.4%":[114],"2.1":[117,138],"GHz":[118,139],"carrier":[119],"frequency.":[120],"PAEs":[122],"2.5,":[124],"6,":[125],"12":[127],"dB":[128,196,232],"PBOs":[129],"are":[130],"31.1%,":[131],"24.5%,":[132],"18%,":[134],"respectively.":[135],"With":[136],"carrier,":[140],"DTC":[142],"360\u00b0":[144],"full":[145],"range,":[148],"\u00b11.3\u00b0":[149],"differential":[150],"nonlinearity":[151,155],"(DNL),":[152],"\u00b11.7\u00b0":[153],"integral":[154],"(INL),":[156],"\u2212133.86":[158],"dBc/Hz":[159],"noise":[161],"frequency":[164],"offset":[165],"1":[167],"MHz,":[168],"while":[169],"dissipation":[172],"is":[173],"only":[174,253],"14":[175],"mW.":[176],"When":[177],"testing":[178],"10":[180],"MHz":[181],"(and":[182],"20":[183],"MHz)":[184],"long":[185],"term":[186],"evolution":[187],"(LTE)":[188],"64":[189],"QAM":[190],"signals":[191],"6.2":[194],"(5.0)":[195],"peak-to-average":[197],"ratio":[199,243],"(PAPR),":[200],"average":[205,218,224],"21.5":[214],"(22.7)":[215],"dBm,":[216],"23.5%":[221],"(24.6%),":[222],"system":[225],"(SE)":[227],"22.5%":[229],"(23.8%),\u201330.6":[230],"(\u201327.7)":[231],"error":[233],"vector":[234],"magnitude":[235],"(EVM),":[236],"and\u201334.2/\u201332.6":[237],"(\u201330.1/\u201329.2)":[238],"dBc":[239],"adjacent":[240],"channel":[241],"leakage":[242],"(ACLR).":[244],"Note":[245],"these":[247],"results":[248],"have":[249],"been":[250],"achieved":[251],"ON-chip":[255],"pre-distortion":[257],"(DPD)":[258],"algorithm.":[259]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":7}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}