{"id":"https://openalex.org/W4379527435","doi":"https://doi.org/10.1109/jssc.2023.3280360","title":"Analysis and Design of Coupled PLL-Based CMOS Quadrature VCOs","display_name":"Analysis and Design of Coupled PLL-Based CMOS Quadrature VCOs","publication_year":2023,"publication_date":"2023-06-07","ids":{"openalex":"https://openalex.org/W4379527435","doi":"https://doi.org/10.1109/jssc.2023.3280360"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2023.3280360","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3280360","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059697368","display_name":"Agata Iesurum","orcid":"https://orcid.org/0000-0002-3277-9261"},"institutions":[{"id":"https://openalex.org/I138689650","display_name":"University of Padua","ror":"https://ror.org/00240q980","country_code":"IT","type":"education","lineage":["https://openalex.org/I138689650"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Agata Iesurum","raw_affiliation_strings":["Department of Information Engineering, University of Padova, Padua, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, University of Padova, Padua, Italy","institution_ids":["https://openalex.org/I138689650"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066145858","display_name":"Davide Manente","orcid":"https://orcid.org/0000-0001-7241-2723"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]},{"id":"https://openalex.org/I138689650","display_name":"University of Padua","ror":"https://ror.org/00240q980","country_code":"IT","type":"education","lineage":["https://openalex.org/I138689650"]}],"countries":["AT","IT"],"is_corresponding":false,"raw_author_name":"Davide Manente","raw_affiliation_strings":["Department of Information Engineering, University of Padova, Padua, Italy","Infineon Technologies Austria AG, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, University of Padova, Padua, Italy","institution_ids":["https://openalex.org/I138689650"]},{"raw_affiliation_string":"Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060304250","display_name":"Fabio Padovan","orcid":"https://orcid.org/0000-0002-6397-1002"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Fabio Padovan","raw_affiliation_strings":["Infineon Technologies Austria AG, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054544055","display_name":"Matteo Bassi","orcid":"https://orcid.org/0000-0001-6328-0431"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Matteo Bassi","raw_affiliation_strings":["Infineon Technologies Austria AG, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies Austria AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035099638","display_name":"Andrea Bevilacqua","orcid":"https://orcid.org/0000-0002-5664-9197"},"institutions":[{"id":"https://openalex.org/I138689650","display_name":"University of Padua","ror":"https://ror.org/00240q980","country_code":"IT","type":"education","lineage":["https://openalex.org/I138689650"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Bevilacqua","raw_affiliation_strings":["Department of Information Engineering, University of Padova, Padua, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, University of Padova, Padua, Italy","institution_ids":["https://openalex.org/I138689650"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5059697368"],"corresponding_institution_ids":["https://openalex.org/I138689650"],"apc_list":null,"apc_paid":null,"fwci":1.5788,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.82985725,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"59","issue":"1","first_page":"294","last_page":"306"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.7127323150634766},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.689671516418457},{"id":"https://openalex.org/keywords/quadrature","display_name":"Quadrature (astronomy)","score":0.6317529678344727},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5942875146865845},{"id":"https://openalex.org/keywords/notation","display_name":"Notation","score":0.5204373002052307},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.510730504989624},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.44732919335365295},{"id":"https://openalex.org/keywords/cable-modem","display_name":"Cable modem","score":0.43788546323776245},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.41835087537765503},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37770700454711914},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3622658848762512},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3519887924194336},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3375890254974365},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30230599641799927},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.25367769598960876},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2144920825958252},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.16112571954727173},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13338366150856018},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.12116211652755737}],"concepts":[{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.7127323150634766},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.689671516418457},{"id":"https://openalex.org/C62869609","wikidata":"https://www.wikidata.org/wiki/Q28137","display_name":"Quadrature (astronomy)","level":2,"score":0.6317529678344727},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5942875146865845},{"id":"https://openalex.org/C45357846","wikidata":"https://www.wikidata.org/wiki/Q2001982","display_name":"Notation","level":2,"score":0.5204373002052307},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.510730504989624},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.44732919335365295},{"id":"https://openalex.org/C182336301","wikidata":"https://www.wikidata.org/wiki/Q383978","display_name":"Cable modem","level":2,"score":0.43788546323776245},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.41835087537765503},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37770700454711914},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3622658848762512},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3519887924194336},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3375890254974365},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30230599641799927},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.25367769598960876},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2144920825958252},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.16112571954727173},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13338366150856018},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.12116211652755737}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2023.3280360","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3280360","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:www.research.unipd.it:11577/3494720","is_oa":false,"landing_page_url":"https://hdl.handle.net/11577/3494720","pdf_url":null,"source":{"id":"https://openalex.org/S4306402547","display_name":"Padua Research Archive (University of Padova)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I138689650","host_organization_name":"University of Padua","host_organization_lineage":["https://openalex.org/I138689650"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W1526769637","https://openalex.org/W1530571791","https://openalex.org/W1569638374","https://openalex.org/W2017683284","https://openalex.org/W2032150662","https://openalex.org/W2032971883","https://openalex.org/W2056644212","https://openalex.org/W2077145866","https://openalex.org/W2089032101","https://openalex.org/W2098693110","https://openalex.org/W2114691954","https://openalex.org/W2117413393","https://openalex.org/W2125884054","https://openalex.org/W2134697956","https://openalex.org/W2141386887","https://openalex.org/W2144253779","https://openalex.org/W2148295963","https://openalex.org/W2149811367","https://openalex.org/W2149988163","https://openalex.org/W2152597771","https://openalex.org/W2156253373","https://openalex.org/W2156669646","https://openalex.org/W2160966443","https://openalex.org/W2181990023","https://openalex.org/W2427494358","https://openalex.org/W2521349449","https://openalex.org/W2588789014","https://openalex.org/W2625708510","https://openalex.org/W2740208641","https://openalex.org/W2796452814","https://openalex.org/W2798864485","https://openalex.org/W2800076889","https://openalex.org/W2802479922","https://openalex.org/W2902748792","https://openalex.org/W2947561005","https://openalex.org/W3023231518","https://openalex.org/W3117466586","https://openalex.org/W3134536407","https://openalex.org/W3147616483","https://openalex.org/W3181259845","https://openalex.org/W4225699301","https://openalex.org/W4226257562","https://openalex.org/W4238558133","https://openalex.org/W4308089871"],"related_works":["https://openalex.org/W2344811745","https://openalex.org/W1491333300","https://openalex.org/W2384590505","https://openalex.org/W2896315564","https://openalex.org/W272184114","https://openalex.org/W1576949837","https://openalex.org/W1912065184","https://openalex.org/W2372909716","https://openalex.org/W2049525097","https://openalex.org/W2012676707"],"abstract_inverted_index":{"A":[0],"novel":[1],"architecture":[2],"to":[3,23,63,87,136],"implement":[4],"quadrature":[5,33,113],"voltage-controlled":[6],"oscillators":[7,71],"(QVCOs),":[8],"based":[9],"on":[10],"the":[11,25,48,51,64,68,73,106,116],"coupled":[12],"phase-locked":[13],"loop":[14],"(CPLL)":[15],"technique,":[16],"is":[17,55,119,128],"presented.":[18],"The":[19,110,121,131],"proposed":[20],"solution":[21],"allows":[22],"overcome":[24],"trade-off":[26],"between":[27],"low":[28],"phase":[29,53,65,99],"noise":[30,54,66,100],"and":[31,94],"small":[32],"error,":[34],"typical":[35],"of":[36,67],"conventional":[37],"QVCOs.":[38],"Both":[39],"figure-of-merit":[40],"(FoM)":[41],"can":[42],"then":[43],"be":[44],"optimized":[45],"simultaneously.":[46],"Within":[47],"CPLL":[49],"bandwidth,":[50],"QVCO":[52,122,132],"even":[56],"improved":[57],"by":[58],"3":[59],"dB":[60],"with":[61],"respect":[62],"standalone":[69],"free-running":[70],"in":[72,77],"loop.":[74],"Prototypes":[75],"realized":[76],"a":[78,96],"28":[79],"nm":[80],"bulk":[81],"CMOS":[82],"technology":[83],"operate":[84],"from":[85,105],"24":[86,107],"29.2":[88],"GHz":[89,108],"(a":[90],"20%":[91],"tuning":[92,117],"range)":[93],"show":[95],"\u2212134":[97],"dBc/Hz":[98],"at":[101],"10":[102],"MHz":[103],"offset":[104],"carrier.":[109],"measured":[111],"average":[112],"error":[114],"across":[115],"range":[118],"0.9\u00b0.":[120],"dissipates":[123],"60":[124],"mW;":[125],"its":[126],"FoM":[127],"\u2212184":[129],"dBc/Hz.":[130],"core":[133],"area":[134],"amounts":[135],"0.2":[137],"mm2.":[138]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2023-06-07T00:00:00"}