{"id":"https://openalex.org/W4377001554","doi":"https://doi.org/10.1109/jssc.2023.3272483","title":"A Novel LO Phase-Shifting System Based on Digital Bang-Bang PLLs With Background Phase-Offset Correction for Integrated Phased Arrays","display_name":"A Novel LO Phase-Shifting System Based on Digital Bang-Bang PLLs With Background Phase-Offset Correction for Integrated Phased Arrays","publication_year":2023,"publication_date":"2023-05-17","ids":{"openalex":"https://openalex.org/W4377001554","doi":"https://doi.org/10.1109/jssc.2023.3272483"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2023.3272483","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3272483","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035434717","display_name":"Francesco Tesolin","orcid":"https://orcid.org/0000-0002-9743-5726"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Tesolin","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0002-9743-5726","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010409811","display_name":"Simone M. Dartizio","orcid":"https://orcid.org/0000-0001-5983-5609"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Simone M. Dartizio","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0001-5983-5609","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013353836","display_name":"Francesco Buccoleri","orcid":"https://orcid.org/0000-0003-2986-9570"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Buccoleri","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0003-2986-9570","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075806913","display_name":"Alessio Santiccioli","orcid":"https://orcid.org/0000-0002-2301-5702"},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT","US"],"is_corresponding":false,"raw_author_name":"Alessio Santiccioli","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","Qualcomm, San Diego, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-2301-5702","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Qualcomm, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071532224","display_name":"Luca Bertulessi","orcid":"https://orcid.org/0000-0001-6167-6512"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Bertulessi","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0001-6167-6512","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073514694","display_name":"Carlo Samori","orcid":"https://orcid.org/0000-0002-7084-0721"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Carlo Samori","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0002-7084-0721","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051946676","display_name":"Andrea L. Lacaita","orcid":"https://orcid.org/0000-0003-0315-514X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea L. Lacaita","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0003-0315-514X","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085904857","display_name":"Salvatore Levantino","orcid":"https://orcid.org/0000-0003-0895-1700"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Levantino","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0003-0895-1700","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.9513,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.86159308,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"58","issue":"9","first_page":"2466","last_page":"2477"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5694121718406677},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.5557017922401428},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.41937577724456787},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4068428874015808},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3895261287689209},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.367885947227478},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2632487416267395},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.22993382811546326}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5694121718406677},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.5557017922401428},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.41937577724456787},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4068428874015808},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3895261287689209},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.367885947227478},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2632487416267395},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.22993382811546326},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2023.3272483","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3272483","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1245917","is_oa":false,"landing_page_url":"https://hdl.handle.net/11311/1245917","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":53,"referenced_works":["https://openalex.org/W1571758417","https://openalex.org/W2074933554","https://openalex.org/W2103792596","https://openalex.org/W2120500930","https://openalex.org/W2138752820","https://openalex.org/W2180973527","https://openalex.org/W2734954796","https://openalex.org/W2770880660","https://openalex.org/W2790060412","https://openalex.org/W2790457714","https://openalex.org/W2790986675","https://openalex.org/W2800076889","https://openalex.org/W2886418951","https://openalex.org/W2921886179","https://openalex.org/W2922196175","https://openalex.org/W2971357813","https://openalex.org/W2971882585","https://openalex.org/W2984477551","https://openalex.org/W3015072471","https://openalex.org/W3015540238","https://openalex.org/W3016052205","https://openalex.org/W3028280451","https://openalex.org/W3029387881","https://openalex.org/W3040132290","https://openalex.org/W3088813634","https://openalex.org/W3100272701","https://openalex.org/W3119635602","https://openalex.org/W3134536407","https://openalex.org/W3134972994","https://openalex.org/W3140202647","https://openalex.org/W3159633994","https://openalex.org/W3184201630","https://openalex.org/W3197919630","https://openalex.org/W3205565959","https://openalex.org/W3214302083","https://openalex.org/W4206031172","https://openalex.org/W4206599684","https://openalex.org/W4220944661","https://openalex.org/W4221034770","https://openalex.org/W4248108322","https://openalex.org/W4280524069","https://openalex.org/W4280545002","https://openalex.org/W4293153935","https://openalex.org/W4293523266","https://openalex.org/W4310050160","https://openalex.org/W4310050303","https://openalex.org/W4312448580","https://openalex.org/W6741306779","https://openalex.org/W6775304697","https://openalex.org/W6791937424","https://openalex.org/W6809951184","https://openalex.org/W6810047930","https://openalex.org/W6838771092"],"related_works":["https://openalex.org/W3185064780","https://openalex.org/W2000025576","https://openalex.org/W3200505855","https://openalex.org/W2569943278","https://openalex.org/W4226302875","https://openalex.org/W2386767533","https://openalex.org/W2011817634","https://openalex.org/W1846376907","https://openalex.org/W2004433520","https://openalex.org/W4307021567"],"abstract_inverted_index":{"An":[0,113],"LO":[1,26,119,157],"phase-shifting":[2,27,38],"system":[3],"based":[4],"on":[5],"digital":[6,76],"fractional-${N}$bang-bang":[7],"phase-locked":[8],"loops":[9],"(PLLs)":[10],"in":[11,41,97,213],"the":[12,30,42,58,66,86,118,125,143,191],"8.5\u201310.0-GHz":[13],"range":[14,127],"is":[15,22,53,95,140,147],"presented.":[16],"A":[17,92],"direct":[18],"phase":[19,115,138,145],"modulation":[20],"method":[21],"leveraged":[23],"to":[24,34,203],"perform":[25],"directly":[28],"within":[29],"frequency":[31,67],"synthesizer,":[32],"leading":[33],"an":[35,196],"inherently":[36],"linear":[37],"characteristic,":[39],"even":[40],"presence":[43],"of":[44,69,74,131,178,190,208],"digital-to-time":[45],"converter":[46],"(DTC)":[47],"nonlinearities.":[48],"Synchronization":[49],"between":[50,117],"fractional-${N}$PLL":[51],"cores":[52,194],"achieved":[54],"by":[55],"clocking":[56],"with":[57,128,172],"same":[59],"reference":[60,170],"clock":[61],"the$\\Delta":[62],"\\Sigma":[63],"$modulator":[64],"driving":[65],"divider":[68],"each":[70,104],"core.":[71],"The":[72,136,187],"adoption":[73],"a":[75,98,129,160,167,173],"phase-offset":[77],"correction":[78],"technique":[79],"canceling":[80],"out":[81],"timing":[82],"skews":[83],"greatly":[84],"simplifies":[85],"reference-clock":[87],"distribution":[88],"and":[89,109,142,166,180,210],"DTC":[90],"matching.":[91],"dual-core":[93],"prototype":[94],"implemented":[96],"standard":[99],"28-nm":[100],"CMOS":[101],"process,":[102],"where":[103],"element":[105,158],"occupies":[106],"0.23-mm2":[107],"area":[108],"dissipates":[110],"20-mW":[111],"power.":[112],"arbitrary":[114],"shift":[116],"outputs":[120,189],"can":[121],"be":[122],"set":[123],"over":[124],"360\u00b0":[126],"resolution":[130],"0.7":[132],"millidegree":[133],"(19":[134],"bits).":[135],"rms":[137],"accuracy":[139],"0.76\u00b0,":[141],"peak-to-peak":[144],"error":[146],"2.1\u00b0,":[148],"without":[149],"requiring":[150],"any":[151],"linearity":[152],"or":[153],"gain":[154],"calibration.":[155],"Each":[156],"features":[159],"\u221258.7":[161],"dBc":[162,169],"in-band":[163],"fractional":[164],"spur":[165],"\u221270":[168],"spur,":[171],"jitter":[174,198],"versus":[175],"power":[176],"figure-of-merit":[177],"\u2212253.5":[179],"\u2212250.0":[181],"dB":[182],"for":[183],"integer-${N}$and":[184,214],"fractional-${N}$channels,":[185],"respectively.":[186,217],"combined":[188],"two":[192],"PLL":[193],"reach":[195],"absolute":[197],"integrated":[199],"from":[200],"1":[201],"kHz":[202],"100":[204],"MHz":[205],"(including":[206],"spurs)":[207],"38.2":[209],"59.78":[211],"fs,":[212],"near-integer":[215],"fractional-${N}$operations,":[216]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":1}],"updated_date":"2026-08-12T21:12:35.861297","created_date":"2025-10-10T00:00:00"}