{"id":"https://openalex.org/W4321021641","doi":"https://doi.org/10.1109/jssc.2023.3242617","title":"Analysis and Design of a Dual-Mode VCO With Inherent Mode Compensation Enabling a 7.9\u201314.3-GHz 85-fs-rms Jitter PLL","display_name":"Analysis and Design of a Dual-Mode VCO With Inherent Mode Compensation Enabling a 7.9\u201314.3-GHz 85-fs-rms Jitter PLL","publication_year":2023,"publication_date":"2023-02-16","ids":{"openalex":"https://openalex.org/W4321021641","doi":"https://doi.org/10.1109/jssc.2023.3242617"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2023.3242617","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3242617","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106457266","display_name":"Yizhuo Wang","orcid":"https://orcid.org/0009-0009-7587-1322"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yizhuo Wang","raw_affiliation_strings":["State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080925768","display_name":"Jiahe Shi","orcid":"https://orcid.org/0000-0003-3733-9895"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiahe Shi","raw_affiliation_strings":["State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-3733-9895","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036851370","display_name":"Hao Xu","orcid":"https://orcid.org/0000-0002-0044-1231"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Xu","raw_affiliation_strings":["State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China","Jiashan-Fudan Joint Research Institute, Jiaxing, China"],"raw_orcid":"https://orcid.org/0000-0002-0044-1231","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Jiashan-Fudan Joint Research Institute, Jiaxing, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043861342","display_name":"Shujiang Ji","orcid":"https://orcid.org/0000-0002-5442-092X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shujiang Ji","raw_affiliation_strings":["State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-5442-092X","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000534045","display_name":"Yiyun Mao","orcid":"https://orcid.org/0009-0008-4465-6809"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yiyun Mao","raw_affiliation_strings":["State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073248981","display_name":"Tenghao Zou","orcid":"https://orcid.org/0009-0007-7182-1219"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tenghao Zou","raw_affiliation_strings":["State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0007-7182-1219","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062927280","display_name":"Jun Tao","orcid":"https://orcid.org/0000-0001-8742-687X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Tao","raw_affiliation_strings":["State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-8742-687X","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055362528","display_name":"Hao Min","orcid":"https://orcid.org/0000-0002-5673-1115"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Min","raw_affiliation_strings":["State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-5673-1115","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4210119392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083182163","display_name":"Na Yan","orcid":"https://orcid.org/0000-0001-7012-404X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Na Yan","raw_affiliation_strings":["State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China","Jiashan-Fudan Joint Research Institute, Jiaxing, China"],"raw_orcid":"https://orcid.org/0000-0001-7012-404X","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chip and Systems, Institute of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Jiashan-Fudan Joint Research Institute, Jiaxing, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.3228,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.88487476,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"58","issue":"8","first_page":"2252","last_page":"2266"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.9086205959320068},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7048807740211487},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.6796826124191284},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6626732349395752},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5547361969947815},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5539461970329285},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.5099066495895386},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49731114506721497},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41274720430374146},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3723471760749817},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3380178213119507},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23140791058540344},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2028493881225586},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.1402939260005951}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.9086205959320068},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7048807740211487},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.6796826124191284},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6626732349395752},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5547361969947815},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5539461970329285},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.5099066495895386},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49731114506721497},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41274720430374146},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3723471760749817},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3380178213119507},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23140791058540344},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2028493881225586},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.1402939260005951}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2023.3242617","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3242617","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8600000143051147,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1972768432","https://openalex.org/W1983134786","https://openalex.org/W2046678941","https://openalex.org/W2088606459","https://openalex.org/W2097406868","https://openalex.org/W2101165142","https://openalex.org/W2108324407","https://openalex.org/W2117349646","https://openalex.org/W2121741926","https://openalex.org/W2131053965","https://openalex.org/W2145966357","https://openalex.org/W2163805657","https://openalex.org/W2227038539","https://openalex.org/W2580485989","https://openalex.org/W2585026918","https://openalex.org/W2611384543","https://openalex.org/W2800076889","https://openalex.org/W2811068495","https://openalex.org/W2891924334","https://openalex.org/W2921886179","https://openalex.org/W2946546254","https://openalex.org/W2990700108","https://openalex.org/W3004354595","https://openalex.org/W3041272295","https://openalex.org/W3091936489","https://openalex.org/W3097650168","https://openalex.org/W3135783513","https://openalex.org/W3137025691","https://openalex.org/W3198525795","https://openalex.org/W4220813364","https://openalex.org/W6643596546","https://openalex.org/W6689412875","https://openalex.org/W6770511612","https://openalex.org/W6791518388","https://openalex.org/W6809971168"],"related_works":["https://openalex.org/W2066059486","https://openalex.org/W2755583269","https://openalex.org/W2008077239","https://openalex.org/W2136547340","https://openalex.org/W1840696208","https://openalex.org/W2130012952","https://openalex.org/W2062028409","https://openalex.org/W2218086155","https://openalex.org/W3135783513","https://openalex.org/W1973329664"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,9,89,99,109,144],"wideband,":[4],"low-jitter":[5],"frequency":[6,84,101,118,158],"synthesizer":[7],"utilizing":[8],"dual-mode":[10,18,73],"voltage-controlled":[11],"oscillator":[12],"(VCO).":[13],"Mode":[14],"imbalance":[15],"in":[16,42,67,108],"the":[17,26,64,68,76,82,113,117,156],"VCO":[19,74],"is":[20,59,150,172],"analyzed":[21],"theoretically":[22],"and":[23,31,55,127],"compensated":[24],"through":[25],"proposed":[27],"symmetric":[28],"figure-8":[29],"transformer":[30],"capacitor":[32,65],"arrays.":[33],"The":[34,71,135,147,160],"compact":[35],"mode-switching":[36],"circuitry":[37],"fundamentally":[38],"eliminates":[39],"mode":[40],"ambiguity":[41],"multi-mode":[43],"autonomous":[44],"circuits.":[45],"A":[46],"computer-aided":[47],"algorithm":[48],"based":[49],"on":[50],"sequential":[51],"least-squares":[52],"programming":[53],"(SLSQP)":[54],"hierarchical":[56],"optimization":[57],"method":[58],"developed":[60],"to":[61,94,174],"automatically":[62],"optimize":[63],"array":[66],"wideband":[69,114],"VCO.":[70],"implemented":[72],"suppresses":[75],"phase":[77],"noise":[78],"(PN)":[79],"difference":[80],"across":[81,98,155],"operating":[83],"range,":[85],"which":[86],"further":[87],"enables":[88],"sub-sampling":[90],"phase-locked":[91],"loop":[92,104],"(SSPLL)":[93],"achieve":[95],"near-minimum":[96],"jitter":[97,149],"wide":[100],"range":[102,119],"without":[103],"gain":[105],"adaptation.":[106],"Fabricated":[107],"40-nm":[110],"CMOS":[111],"process,":[112],"SSPLL":[115,136],"covers":[116],"of":[120],"7.9\u201314.3":[121],"GHz":[122],"with":[123],"14.1\u201317.2-mW":[124],"power":[125],"consumption":[126],"occupies":[128],"only":[129],"0.18-mm":[130],"<sup":[131],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[132,166],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[133],"area.":[134],"achieves":[137],"better":[138],"than":[139,152],"\u2212115-dBc/Hz":[140],"in-band":[141],"PN":[142],"at":[143],"10-GHz":[145],"carrier.":[146],"rms":[148],"less":[151],"85":[153],"fs":[154],"whole":[157],"range.":[159],"corresponding":[161],"figure-of-merit":[162],"tuning":[163],"(FoM":[164],"<inline-formula":[165],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[167],"<tex-math":[168],"notation=\"LaTeX\">$_{T}$":[169],"</tex-math></inline-formula>":[170],")":[171],"\u2212247.1":[173],"\u2212248.1":[175],"dB.":[176]},"counts_by_year":[{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}
