{"id":"https://openalex.org/W4319866755","doi":"https://doi.org/10.1109/jssc.2023.3235210","title":"A Bit-Serial, Compute-in-SRAM Design Featuring Hybrid-Integrating ADCs and Input Dependent Binary Scaled Precharge Eliminating DACs for Energy-Efficient DNN Inference","display_name":"A Bit-Serial, Compute-in-SRAM Design Featuring Hybrid-Integrating ADCs and Input Dependent Binary Scaled Precharge Eliminating DACs for Energy-Efficient DNN Inference","publication_year":2023,"publication_date":"2023-01-31","ids":{"openalex":"https://openalex.org/W4319866755","doi":"https://doi.org/10.1109/jssc.2023.3235210"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2023.3235210","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3235210","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061327392","display_name":"Rishabh Sehgal","orcid":"https://orcid.org/0000-0003-3327-0595"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rishabh Sehgal","raw_affiliation_strings":["Chandra Family Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA"],"raw_orcid":"https://orcid.org/0000-0003-3327-0595","affiliations":[{"raw_affiliation_string":"Chandra Family Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043069644","display_name":"Tanmay Thareja","orcid":"https://orcid.org/0000-0003-0408-9244"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210153776","display_name":"Apple (United States)","ror":"https://ror.org/059hsda18","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153776"]},{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tanmay Thareja","raw_affiliation_strings":["Chandra Family Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","Apple Inc, San Diego, CA, USA","Intel Corporation, Austin, TX, USA"],"raw_orcid":"https://orcid.org/0000-0003-0408-9244","affiliations":[{"raw_affiliation_string":"Chandra Family Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Apple Inc, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210153776"]},{"raw_affiliation_string":"Intel Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031054921","display_name":"Shanshan Xie","orcid":"https://orcid.org/0000-0001-8411-3050"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shanshan Xie","raw_affiliation_strings":["Chandra Family Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA"],"raw_orcid":"https://orcid.org/0000-0001-8411-3050","affiliations":[{"raw_affiliation_string":"Chandra Family Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078795733","display_name":"Can Ni","orcid":"https://orcid.org/0009-0008-5118-8601"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210153776","display_name":"Apple (United States)","ror":"https://ror.org/059hsda18","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153776"]},{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Can Ni","raw_affiliation_strings":["Chandra Family Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","Apple Inc, San Diego, CA, USA","Intel Corporation, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Chandra Family Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Apple Inc, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210153776"]},{"raw_affiliation_string":"Intel Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003048953","display_name":"Jaydeep P. Kulkarni","orcid":"https://orcid.org/0000-0002-0258-6776"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaydeep P. Kulkarni","raw_affiliation_strings":["Chandra Family Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA"],"raw_orcid":"https://orcid.org/0000-0002-0258-6776","affiliations":[{"raw_affiliation_string":"Chandra Family Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8276,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.84857162,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"58","issue":"7","first_page":"2109","last_page":"2124"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.6582072377204895},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6445122361183167},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6290158033370972},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5493882298469543},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5091349482536316},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4742640256881714},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.46850162744522095},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.461161345243454},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.46030738949775696},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4131827652454376},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3673143982887268},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.22404718399047852},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20955133438110352},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18698403239250183},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.09807586669921875}],"concepts":[{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.6582072377204895},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6445122361183167},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6290158033370972},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5493882298469543},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5091349482536316},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4742640256881714},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46850162744522095},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.461161345243454},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.46030738949775696},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4131827652454376},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3673143982887268},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.22404718399047852},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20955133438110352},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18698403239250183},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.09807586669921875},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2023.3235210","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2023.3235210","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W2083124406","https://openalex.org/W2125444352","https://openalex.org/W2131395428","https://openalex.org/W2160815625","https://openalex.org/W2163605009","https://openalex.org/W2289252105","https://openalex.org/W2518281301","https://openalex.org/W2518511512","https://openalex.org/W2565960208","https://openalex.org/W2591601611","https://openalex.org/W2613569094","https://openalex.org/W2740455604","https://openalex.org/W2742566056","https://openalex.org/W2742608242","https://openalex.org/W2749371864","https://openalex.org/W2768194408","https://openalex.org/W2790556218","https://openalex.org/W2792893539","https://openalex.org/W2793009352","https://openalex.org/W2801000640","https://openalex.org/W2810663641","https://openalex.org/W2920326572","https://openalex.org/W2920866490","https://openalex.org/W2921013323","https://openalex.org/W2922487710","https://openalex.org/W2945146780","https://openalex.org/W2966524683","https://openalex.org/W2969812992","https://openalex.org/W3000301330","https://openalex.org/W3015432327","https://openalex.org/W3016021860","https://openalex.org/W3019227464","https://openalex.org/W3043783230","https://openalex.org/W3047393108","https://openalex.org/W3133754064","https://openalex.org/W3145444543","https://openalex.org/W3159353913","https://openalex.org/W3164913974","https://openalex.org/W3184281067","https://openalex.org/W4232909776","https://openalex.org/W4251693568","https://openalex.org/W4300171661","https://openalex.org/W6684191040","https://openalex.org/W6741974063","https://openalex.org/W6752661457","https://openalex.org/W6791211223","https://openalex.org/W6793164127"],"related_works":["https://openalex.org/W2030816003","https://openalex.org/W631083485","https://openalex.org/W4239992647","https://openalex.org/W1554458299","https://openalex.org/W2076325756","https://openalex.org/W81423522","https://openalex.org/W2150013480","https://openalex.org/W1509860481","https://openalex.org/W3151633427","https://openalex.org/W2488264085"],"abstract_inverted_index":{"The":[0,175],"major":[1],"challenge":[2],"faced":[3],"by":[4,127],"modern":[5],"compute-in-memory":[6],"(CIM)":[7],"designs":[8],"is":[9,180],"that":[10,27,113],"they":[11],"rely":[12],"heavily":[13],"on":[14],"mixed-signal":[15],"data":[16,145],"converters":[17,21,25],"such":[18],"as":[19],"digital-to-analog":[20],"(DACs)":[22],"and":[23,32,39,45,142,147],"analog-to-digital":[24,150],"(ADCs)":[26],"contribute":[28],"to":[29,42,79,93,121],"~15%":[30],"area":[31],"~50%":[33],"energy":[34,170,178],"of":[35,65,149,172,187],"the":[36,63,81,99,103,115,123,129,157,161,184,188,192],"overall":[37],"macro":[38,169,177],"are":[40],"susceptible":[41],"non-linearities,":[43],"leakage,":[44],"process":[46],"variations,":[47],"which":[48],"causes":[49],"deep":[50],"neural":[51],"network":[52],"(DNN)":[53],"inference/training":[54],"accuracy":[55],"loss.":[56],"As":[57],"DNN":[58],"models":[59],"increase":[60],"in":[61,83,98,153,191],"size,":[62],"number":[64],"DACs":[66],"steps":[67],"required":[68],"per":[69],"inference":[70],"increases":[71],"exponentially.":[72],"This":[73],"work":[74],"proposes":[75],"a":[76,138],"four-pronged":[77],"approach":[78],"address":[80],"challenges":[82],"CIM":[84],"designs:":[85],"1)":[86],"binary-weighted-bitline-precharge":[87],"scheme":[88],"utilizing":[89],"dedicated":[90,106],"reference":[91,130],"voltages":[92],"perform":[94],"input":[95],"bit-serial":[96],"multiplication":[97],"charge":[100],"domain,":[101],"eliminating":[102],"need":[104],"for":[105,160],"DAC":[107],"circuits;":[108],"2)":[109],"leakage-tolerant,":[110],"input-dependent-bitline-keeper":[111],"circuits":[112],"maintain":[114],"local-bitline":[116],"voltages;":[117],"3)":[118],"hybrid-charge-sharing-based":[119],"integrating-ADCs":[120],"improve":[122],"ADC":[124,134,140],"conversion":[125],"time":[126],"leveraging":[128],"voltages,":[131],"thereby":[132],"improving":[133],"latency":[135],"while":[136],"achieving":[137],"compact":[139],"design;":[141],"4)":[143],"efficient":[144],"movement":[146],"utilization":[148],"co-computation.":[151],"Fabricated":[152],"TSMC":[154],"65":[155],"nm,":[156],"experimental":[158],"results":[159],"compute-in-static-RAM":[162],"(CISRAM)":[163],"silicon":[164],"prototype":[165],"show":[166],"an":[167],"average":[168,176],"efficiency":[171,179],"153\u20132453.76":[173],"TOPs/W.":[174],"2.3\u00d7":[181],"more":[182],"than":[183],"latest":[185],"state":[186],"art":[189],"mentioned":[190],"comparison":[193],"table.":[194]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":9},{"year":2023,"cited_by_count":3}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}