{"id":"https://openalex.org/W4313639541","doi":"https://doi.org/10.1109/jssc.2022.3232601","title":"A Charge Domain SRAM Compute-in-Memory Macro With C-2C Ladder-Based 8-Bit MAC Unit in 22-nm FinFET Process for Edge Inference","display_name":"A Charge Domain SRAM Compute-in-Memory Macro With C-2C Ladder-Based 8-Bit MAC Unit in 22-nm FinFET Process for Edge Inference","publication_year":2023,"publication_date":"2023-01-06","ids":{"openalex":"https://openalex.org/W4313639541","doi":"https://doi.org/10.1109/jssc.2022.3232601"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2022.3232601","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3232601","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074357549","display_name":"Hechen Wang","orcid":"https://orcid.org/0000-0001-8437-7726"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hechen Wang","raw_affiliation_strings":["Intel Labs, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0001-8437-7726","affiliations":[{"raw_affiliation_string":"Intel Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102842702","display_name":"Renzhi Liu","orcid":"https://orcid.org/0000-0002-4462-8006"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Renzhi Liu","raw_affiliation_strings":["Intel Labs, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-4462-8006","affiliations":[{"raw_affiliation_string":"Intel Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070757248","display_name":"Richard Dorrance","orcid":"https://orcid.org/0000-0003-4756-5394"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Richard Dorrance","raw_affiliation_strings":["Intel Labs, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0003-4756-5394","affiliations":[{"raw_affiliation_string":"Intel Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072562864","display_name":"Deepak Dasalukunte","orcid":"https://orcid.org/0000-0002-5973-0193"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deepak Dasalukunte","raw_affiliation_strings":["Intel Labs, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-5973-0193","affiliations":[{"raw_affiliation_string":"Intel Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028630331","display_name":"Dan Lake","orcid":"https://orcid.org/0000-0002-2590-1900"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dan Lake","raw_affiliation_strings":["Intel Labs, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-2590-1900","affiliations":[{"raw_affiliation_string":"Intel Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059381050","display_name":"Brent Carlton","orcid":"https://orcid.org/0000-0003-4542-4715"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brent Carlton","raw_affiliation_strings":["Intel Labs, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0003-4542-4715","affiliations":[{"raw_affiliation_string":"Intel Labs, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5074357549"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":14.3086,"has_fulltext":false,"cited_by_count":112,"citation_normalized_percentile":{"value":0.99409371,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":99,"max":100},"biblio":{"volume":"58","issue":"4","first_page":"1037","last_page":"1050"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7621245384216309},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6185011863708496},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47730883955955505},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4619486927986145},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.4434589743614197},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4253506660461426},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.41928404569625854},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.41198644042015076},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.380781888961792},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.36195921897888184},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.261665940284729},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2503829598426819},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16795051097869873}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7621245384216309},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6185011863708496},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47730883955955505},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4619486927986145},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.4434589743614197},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4253506660461426},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.41928404569625854},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.41198644042015076},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.380781888961792},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.36195921897888184},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.261665940284729},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2503829598426819},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16795051097869873},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2022.3232601","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3232601","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":50,"referenced_works":["https://openalex.org/W2026508988","https://openalex.org/W2048266589","https://openalex.org/W2112796928","https://openalex.org/W2146276996","https://openalex.org/W2165295961","https://openalex.org/W2194775991","https://openalex.org/W2289252105","https://openalex.org/W2292234098","https://openalex.org/W2339797656","https://openalex.org/W2530417694","https://openalex.org/W2591601611","https://openalex.org/W2593564159","https://openalex.org/W2604319603","https://openalex.org/W2782511028","https://openalex.org/W2792893539","https://openalex.org/W2891442728","https://openalex.org/W2898913080","https://openalex.org/W2920326572","https://openalex.org/W2969938445","https://openalex.org/W2976137532","https://openalex.org/W2980046802","https://openalex.org/W2985727781","https://openalex.org/W2999044305","https://openalex.org/W3000301330","https://openalex.org/W3015655039","https://openalex.org/W3016021860","https://openalex.org/W3046305306","https://openalex.org/W3097655915","https://openalex.org/W3134703406","https://openalex.org/W3135906938","https://openalex.org/W3164913974","https://openalex.org/W3208788005","https://openalex.org/W4210530509","https://openalex.org/W4220882094","https://openalex.org/W4220958508","https://openalex.org/W4221038786","https://openalex.org/W4221039638","https://openalex.org/W4221101426","https://openalex.org/W4221118949","https://openalex.org/W4226402784","https://openalex.org/W4247198796","https://openalex.org/W4280536295","https://openalex.org/W4286571722","https://openalex.org/W4312036234","https://openalex.org/W6684191040","https://openalex.org/W6687566353","https://openalex.org/W6728757088","https://openalex.org/W6729007826","https://openalex.org/W6769380244","https://openalex.org/W6770308229"],"related_works":["https://openalex.org/W2119312496","https://openalex.org/W4247460323","https://openalex.org/W2537086382","https://openalex.org/W2107909712","https://openalex.org/W2153162275","https://openalex.org/W2079259690","https://openalex.org/W789543267","https://openalex.org/W2075972383","https://openalex.org/W2108986771","https://openalex.org/W2094295436"],"abstract_inverted_index":{"Compute-in-memory":[0],"(CiM)":[1],"is":[2,57,127],"one":[3,90],"promising":[4],"solution":[5],"to":[6,40,150,172],"address":[7],"the":[8,17,30,60,76,143,148,152,156,186,193],"memory":[9,52,144],"bottleneck":[10],"existing":[11],"in":[12,89,102,155],"traditional":[13],"computing":[14,23,74,183],"architectures.":[15],"However,":[16],"tradeoff":[18],"between":[19],"energy":[20],"efficiency":[21,98,126],"and":[22,29,93,106,146,168],"precision":[24,32,101],"plagues":[25],"most":[26],"CiM":[27,55,78],"implementations,":[28],"low":[31],"imposes":[33],"a":[34,48,66,82,116,131,137,174],"major":[35],"limitation":[36],"on":[37],"CiM\u2019s":[38],"ability":[39],"support":[41],"practical":[42],"computational":[43],"workloads.":[44],"In":[45],"this":[46],"article,":[47],"static":[49],"random":[50],"access":[51],"(SRAM)-based":[53],"analog":[54,162,182],"macro":[56],"presented":[58],"with":[59,99,115,136,192],"Intel":[61],"22FFL":[62],"process.":[63],"By":[64],"introducing":[65],"1-to-2":[67],"ratioed":[68],"capacitor":[69],"ladder":[70],"(C-2C)-based":[71],"charge":[72],"domain":[73],"scheme,":[75],"proposed":[77,180],"prototype":[79],"chip":[80],"demonstrates":[81],"maximum":[83],"of":[84,161,198],"2k":[85],"multiply-accumulate":[86],"(MAC)":[87],"operations":[88],"clock":[91],"cycle":[92],"achieves":[94],"32.2-TOPS/W":[95],"peak":[96,124],"power":[97],"8-bit":[100],"both":[103],"input":[104],"activation":[105],"weight":[107,133,153],"while":[108],"ensuring":[109],"accurate":[110],"on-chip":[111],"matrix\u2013vector":[112],"multiplications":[113],"(MVMs)":[114],"computation":[117,187],"error":[118,196],"less":[119,199],"than":[120,200],"0.5%.":[121],"A":[122,159],"4.0-TOPS/mm2":[123],"area":[125],"attained":[128],"by":[129],"adopting":[130],"local":[132],"multiplexing":[134],"scheme":[135],"9T":[138],"SRAM":[139,157],"cell,":[140],"which":[141],"improves":[142],"density":[145],"reduces":[147],"need":[149],"refresh":[151],"stored":[154],"array.":[158],"variety":[160],"impairment":[163],"factors,":[164],"including":[165],"parasitics,":[166],"mismatch,":[167],"noise,":[169],"were":[170],"analyzed":[171],"guarantee":[173],"sufficiently":[175],"high":[176],"multibit":[177],"linearity.":[178],"The":[179],"passive":[181],"mechanism":[184],"ensures":[185],"accuracy":[188],"over":[189,202],"process\u2013voltage\u2013temperature":[190],"(PVT),":[191],"measured":[194],"MVM":[195],"deviation":[197],"1%":[201],"PVT":[203],"variations.":[204]},"counts_by_year":[{"year":2026,"cited_by_count":11},{"year":2025,"cited_by_count":42},{"year":2024,"cited_by_count":45},{"year":2023,"cited_by_count":14}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}