{"id":"https://openalex.org/W4313886962","doi":"https://doi.org/10.1109/jssc.2022.3232024","title":"A 0.297-pJ/Bit 50.4-Gb/s/Wire Inverter-Based Short-Reach Simultaneous Bi-Directional Transceiver for Die-to-Die Interface in 5-nm CMOS","display_name":"A 0.297-pJ/Bit 50.4-Gb/s/Wire Inverter-Based Short-Reach Simultaneous Bi-Directional Transceiver for Die-to-Die Interface in 5-nm CMOS","publication_year":2023,"publication_date":"2023-01-09","ids":{"openalex":"https://openalex.org/W4313886962","doi":"https://doi.org/10.1109/jssc.2022.3232024"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2022.3232024","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3232024","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078964071","display_name":"Yoshinori Nishi","orcid":"https://orcid.org/0000-0002-7178-5816"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yoshinori Nishi","raw_affiliation_strings":["NVIDIA Inc., Santa Clara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-7178-5816","affiliations":[{"raw_affiliation_string":"NVIDIA Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087355604","display_name":"John W. Poulton","orcid":"https://orcid.org/0000-0002-1722-7637"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John W. Poulton","raw_affiliation_strings":["NVIDIA Inc., Durham, NC, USA"],"raw_orcid":"https://orcid.org/0000-0002-1722-7637","affiliations":[{"raw_affiliation_string":"NVIDIA Inc., Durham, NC, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041378837","display_name":"Walker J. Turner","orcid":"https://orcid.org/0000-0001-9230-7605"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Walker J. Turner","raw_affiliation_strings":["NVIDIA Inc., Durham, NC, USA"],"raw_orcid":"https://orcid.org/0000-0001-9230-7605","affiliations":[{"raw_affiliation_string":"NVIDIA Inc., Durham, NC, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100329931","display_name":"Xi Chen","orcid":"https://orcid.org/0000-0002-3135-4114"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xi Chen","raw_affiliation_strings":["NVIDIA Inc., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NVIDIA Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035039017","display_name":"Sanquan Song","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sanquan Song","raw_affiliation_strings":["NVIDIA Inc., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NVIDIA Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042467215","display_name":"Brian Zimmer","orcid":"https://orcid.org/0000-0001-9997-3141"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian Zimmer","raw_affiliation_strings":["NVIDIA Inc., Santa Clara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-9997-3141","affiliations":[{"raw_affiliation_string":"NVIDIA Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102966476","display_name":"Stephen G. Tell","orcid":"https://orcid.org/0000-0002-2166-1452"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen G. Tell","raw_affiliation_strings":["NVIDIA Inc., Durham, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NVIDIA Inc., Durham, NC, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067306369","display_name":"Nikola Nedovic","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nikola Nedovic","raw_affiliation_strings":["NVIDIA Inc., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NVIDIA Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078387936","display_name":"John Wilson","orcid":"https://orcid.org/0000-0001-8488-3020"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John M. Wilson","raw_affiliation_strings":["NVIDIA Inc., Durham, NC, USA"],"raw_orcid":"https://orcid.org/0000-0001-8488-3020","affiliations":[{"raw_affiliation_string":"NVIDIA Inc., Durham, NC, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084342236","display_name":"William J. Dally","orcid":"https://orcid.org/0000-0003-4632-2876"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"William J. Dally","raw_affiliation_strings":["NVIDIA Inc., Santa Clara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-4632-2876","affiliations":[{"raw_affiliation_string":"NVIDIA Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069026297","display_name":"C. Thomas Gray","orcid":"https://orcid.org/0000-0002-5137-5617"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Thomas Gray","raw_affiliation_strings":["NVIDIA Inc., Durham, NC, USA"],"raw_orcid":"https://orcid.org/0000-0002-5137-5617","affiliations":[{"raw_affiliation_string":"NVIDIA Inc., Durham, NC, USA","institution_ids":["https://openalex.org/I4210127875"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":11,"corresponding_author_ids":["https://openalex.org/A5078964071"],"corresponding_institution_ids":["https://openalex.org/I4210127875"],"apc_list":null,"apc_paid":null,"fwci":10.6698,"has_fulltext":false,"cited_by_count":56,"citation_normalized_percentile":{"value":0.98714399,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":"58","issue":"4","first_page":"1062","last_page":"1073"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.8449589014053345},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.7027310729026794},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.6486532688140869},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6290587782859802},{"id":"https://openalex.org/keywords/photonics","display_name":"Photonics","score":0.5839771628379822},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.47053489089012146},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43942126631736755},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.42513507604599},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40725627541542053},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.39934396743774414},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.35319072008132935},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3457597494125366},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33531832695007324},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.191342294216156},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.1854875683784485},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.1109946072101593}],"concepts":[{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.8449589014053345},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.7027310729026794},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.6486532688140869},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6290587782859802},{"id":"https://openalex.org/C20788544","wikidata":"https://www.wikidata.org/wiki/Q467054","display_name":"Photonics","level":2,"score":0.5839771628379822},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.47053489089012146},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43942126631736755},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42513507604599},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40725627541542053},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.39934396743774414},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.35319072008132935},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3457597494125366},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33531832695007324},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.191342294216156},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.1854875683784485},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.1109946072101593},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2022.3232024","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3232024","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1967453165","https://openalex.org/W1978358211","https://openalex.org/W2012162936","https://openalex.org/W2056480653","https://openalex.org/W2110796985","https://openalex.org/W2134841353","https://openalex.org/W2143155486","https://openalex.org/W2157486149","https://openalex.org/W2169194072","https://openalex.org/W2173103219","https://openalex.org/W2899956174","https://openalex.org/W2995181490","https://openalex.org/W3008954557","https://openalex.org/W3183738310","https://openalex.org/W6633338034"],"related_works":["https://openalex.org/W2037416628","https://openalex.org/W2073725000","https://openalex.org/W2789752821","https://openalex.org/W2205502757","https://openalex.org/W1972268475","https://openalex.org/W4385525430","https://openalex.org/W2108298389","https://openalex.org/W3176535409","https://openalex.org/W4226302772","https://openalex.org/W3094604589"],"abstract_inverted_index":{"This":[0,57],"article":[1],"presents":[2],"a":[3,75,94,98],"clock-forwarded,":[4],"inverter-based":[5],"short-reach":[6],"simultaneous":[7,63],"bi-directional":[8,64],"(ISR-SBD)":[9],"physical":[10],"layer":[11],"(PHY)":[12],"targeted":[13],"for":[14],"die-to-die":[15],"communication":[16,52],"over":[17,67,97],"silicon":[18,55],"interposers":[19],"or":[20],"similar":[21],"high-density":[22],"interconnect.":[23],"Short-reach":[24],"links":[25],"of":[26,62],"this":[27],"type":[28],"are":[29],"increasingly":[30],"important":[31],"to":[32,43,47],"support":[33],"larger":[34],"systems":[35],"built":[36],"with":[37],"chiplets":[38],"and":[39,42,49,90],"multiple":[40],"die":[41],"facilitate":[44],"the":[45,60,80],"shift":[46],"medium-":[48],"long-range":[50],"optical":[51],"based":[53],"on":[54,93],"photonics.":[56],"project":[58],"explores":[59],"advantages":[61],"signaling":[65],"(SBD)":[66],"other":[68],"bandwidth-doubling":[69],"techniques":[70],"(e.g.,":[71],"PAM4).":[72],"Fabricated":[73],"in":[74],"5-nm":[76],"standard":[77],"CMOS":[78],"process,":[79],"ISR-SBD":[81],"PHY":[82],"demonstrates":[83],"50.4":[84],"Gb/s/wire":[85],"(25.2":[86],"Gb/s":[87],"each":[88],"direction)":[89],"0.297":[91],"pJ/bit":[92],"750-mV":[95],"supply":[96],"1.2-mm":[99],"on-":[100],"chip":[101],"channel.":[102]},"counts_by_year":[{"year":2026,"cited_by_count":12},{"year":2025,"cited_by_count":21},{"year":2024,"cited_by_count":17},{"year":2023,"cited_by_count":6}],"updated_date":"2026-06-05T09:01:59.212387","created_date":"2025-10-10T00:00:00"}