{"id":"https://openalex.org/W4313203552","doi":"https://doi.org/10.1109/jssc.2022.3230046","title":"Energy-Efficient High Bandwidth 6T SRAM Design on Intel 4 CMOS Technology","display_name":"Energy-Efficient High Bandwidth 6T SRAM Design on Intel 4 CMOS Technology","publication_year":2022,"publication_date":"2022-12-28","ids":{"openalex":"https://openalex.org/W4313203552","doi":"https://doi.org/10.1109/jssc.2022.3230046"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2022.3230046","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3230046","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101688825","display_name":"Yusung Kim","orcid":"https://orcid.org/0000-0002-4051-3789"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yusung Kim","raw_affiliation_strings":["Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0002-4051-3789","affiliations":[{"raw_affiliation_string":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033777492","display_name":"Clifford Ong","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Clifford Ong","raw_affiliation_strings":["Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077144575","display_name":"Anandkumar Mahadevan Pillai","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anandkumar Mahadevan Pillai","raw_affiliation_strings":["Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085731710","display_name":"Harish Jagadeesh","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Harish Jagadeesh","raw_affiliation_strings":["Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110067765","display_name":"Gwanghyeon Baek","orcid":"https://orcid.org/0009-0003-2254-0956"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gwanghyeon Baek","raw_affiliation_strings":["Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021268523","display_name":"Iqbal Rajwani","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Iqbal Rajwani","raw_affiliation_strings":["Accelerated Computing Systems and Graphics (AXG), Intel Corporation, Folsom, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Accelerated Computing Systems and Graphics (AXG), Intel Corporation, Folsom, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007891380","display_name":"Zheng Guo","orcid":"https://orcid.org/0000-0001-8615-9749"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zheng Guo","raw_affiliation_strings":["Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":"https://orcid.org/0000-0001-8615-9749","affiliations":[{"raw_affiliation_string":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053857493","display_name":"Eric Karl","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Karl","raw_affiliation_strings":["Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Design, Technology Development, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.1175,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.75793663,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"58","issue":"4","first_page":"1087","last_page":"1093"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8384143114089966},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6533124446868896},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5769586563110352},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5485823154449463},{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.5129132270812988},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3831101655960083},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3739292025566101},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37077924609184265},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36927223205566406},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25027644634246826},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07636216282844543}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8384143114089966},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6533124446868896},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5769586563110352},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5485823154449463},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.5129132270812988},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3831101655960083},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3739292025566101},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37077924609184265},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36927223205566406},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25027644634246826},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07636216282844543},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2022.3230046","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3230046","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1488734054","https://openalex.org/W1996188635","https://openalex.org/W1999085092","https://openalex.org/W2003644260","https://openalex.org/W2031354023","https://openalex.org/W2114810610","https://openalex.org/W2140823559","https://openalex.org/W2524971917","https://openalex.org/W2526294058","https://openalex.org/W2752340955","https://openalex.org/W2899206356","https://openalex.org/W3015213341","https://openalex.org/W3016163932","https://openalex.org/W3048539050","https://openalex.org/W3110886901","https://openalex.org/W3134817854","https://openalex.org/W4220769636","https://openalex.org/W6649570862","https://openalex.org/W6681999089"],"related_works":["https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W2109451123","https://openalex.org/W4293253840","https://openalex.org/W4378977321","https://openalex.org/W1976168335","https://openalex.org/W4308090481","https://openalex.org/W3211992815"],"abstract_inverted_index":{"In":[0],"this":[1],"article,":[2],"we":[3],"present":[4],"an":[5],"energy-efficient":[6,41],"high":[7,78],"bandwidth":[8,79],"array":[9,47,61],"design":[10,27,48,62,76],"using":[11],"0.0300-$\\mu":[12],"\\text{m}^{2}$high-performance":[13],"SRAM":[14,46,60,75],"bitcell":[15],"on":[16],"Intel":[17],"4":[18],"CMOS":[19],"technology.":[20],"By":[21],"employing":[22],"a":[23,55,70],"unique":[24],"combination":[25],"of":[26,31],"techniques\u2013column":[28],"mux":[29],"(CM)":[30],"1,":[32],"flying":[33],"BL":[34],"(FBL),":[35],"passive":[36],"write":[37],"assist":[38],"scheme,":[39],"and":[40,63],"column":[42],"design\u2013the":[43],"proposed":[44],"6T":[45,59],"demonstrates":[49],">80%":[50],"access":[51],"energy":[52],"improvement":[53,67],"over":[54],"conventional":[56],"four-way":[57],"interleaved":[58],"30%":[64],"macro":[65],"density":[66],"compared":[68],"to":[69],"hierarchical":[71],"bitline":[72],"(BL)":[73],"8T":[74],"for":[77],"memory":[80],"applications.":[81]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":3}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}