{"id":"https://openalex.org/W4313306178","doi":"https://doi.org/10.1109/jssc.2022.3229828","title":"Disturbance Aware Dynamic Power Reduction in Synchronous 2RW Dual-Port 8T SRAM by Self-Adjusting Wordline Pulse Timing","display_name":"Disturbance Aware Dynamic Power Reduction in Synchronous 2RW Dual-Port 8T SRAM by Self-Adjusting Wordline Pulse Timing","publication_year":2022,"publication_date":"2022-12-30","ids":{"openalex":"https://openalex.org/W4313306178","doi":"https://doi.org/10.1109/jssc.2022.3229828"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2022.3229828","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3229828","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031531908","display_name":"Yoshisato Yokoyama","orcid":"https://orcid.org/0000-0001-8552-4070"},"institutions":[{"id":"https://openalex.org/I27429435","display_name":"Kyoto Institute of Technology","ror":"https://ror.org/00965ax52","country_code":"JP","type":"education","lineage":["https://openalex.org/I27429435"]},{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshisato Yokoyama","raw_affiliation_strings":["Yoshisato Yokoyama and Koji Nii were with Renesas Electronics Corporation, Tokyo, Kodaira, Japan","Kyoto Institute of Technology, Kyoto, Japan"],"raw_orcid":"https://orcid.org/0000-0001-8552-4070","affiliations":[{"raw_affiliation_string":"Yoshisato Yokoyama and Koji Nii were with Renesas Electronics Corporation, Tokyo, Kodaira, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Kyoto Institute of Technology, Kyoto, Japan","institution_ids":["https://openalex.org/I27429435"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047952713","display_name":"Koji Nii","orcid":"https://orcid.org/0000-0002-9986-5308"},"institutions":[{"id":"https://openalex.org/I27429435","display_name":"Kyoto Institute of Technology","ror":"https://ror.org/00965ax52","country_code":"JP","type":"education","lineage":["https://openalex.org/I27429435"]},{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koji Nii","raw_affiliation_strings":["Yoshisato Yokoyama and Koji Nii were with Renesas Electronics Corporation, Tokyo, Kodaira, Japan","Kyoto Institute of Technology, Kyoto, Japan"],"raw_orcid":"https://orcid.org/0000-0002-9986-5308","affiliations":[{"raw_affiliation_string":"Yoshisato Yokoyama and Koji Nii were with Renesas Electronics Corporation, Tokyo, Kodaira, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Kyoto Institute of Technology, Kyoto, Japan","institution_ids":["https://openalex.org/I27429435"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102538016","display_name":"Yuichiro Ishii","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuichiro Ishii","raw_affiliation_strings":["Renesas Electronics Corporation, Tokyo, Japan","Japan Memory Design Program, Memory Solution Division, TSMC Design Technology Japan, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Japan Memory Design Program, Memory Solution Division, TSMC Design Technology Japan, Yokohama, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012648833","display_name":"Shinji Tanaka","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinji Tanaka","raw_affiliation_strings":["Yoshisato Yokoyama and Koji Nii were with Renesas Electronics Corporation, Tokyo, Kodaira, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Yoshisato Yokoyama and Koji Nii were with Renesas Electronics Corporation, Tokyo, Kodaira, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049656449","display_name":"Kazutoshi Kobayashi","orcid":"https://orcid.org/0000-0002-7139-7274"},"institutions":[{"id":"https://openalex.org/I27429435","display_name":"Kyoto Institute of Technology","ror":"https://ror.org/00965ax52","country_code":"JP","type":"education","lineage":["https://openalex.org/I27429435"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazutoshi Kobayashi","raw_affiliation_strings":["Kyoto Institute of Technology, Kyoto, Japan"],"raw_orcid":"https://orcid.org/0000-0002-7139-7274","affiliations":[{"raw_affiliation_string":"Kyoto Institute of Technology, Kyoto, Japan","institution_ids":["https://openalex.org/I27429435"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7386,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.69859736,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"58","issue":"7","first_page":"2098","last_page":"2108"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.870674729347229},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7126489281654358},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5601088404655457},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5408307909965515},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.4983847141265869},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4864075183868408},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4831683039665222},{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.4646216332912445},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.4548906981945038},{"id":"https://openalex.org/keywords/pulse-width-modulation","display_name":"Pulse-width modulation","score":0.45035016536712646},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44813403487205505},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43080341815948486},{"id":"https://openalex.org/keywords/blocking","display_name":"Blocking (statistics)","score":0.41452106833457947},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.32776013016700745},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2868976294994354},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2095540165901184},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15747377276420593},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11974066495895386},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08096790313720703}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.870674729347229},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7126489281654358},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5601088404655457},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5408307909965515},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.4983847141265869},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4864075183868408},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4831683039665222},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.4646216332912445},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.4548906981945038},{"id":"https://openalex.org/C92746544","wikidata":"https://www.wikidata.org/wiki/Q585184","display_name":"Pulse-width modulation","level":3,"score":0.45035016536712646},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44813403487205505},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43080341815948486},{"id":"https://openalex.org/C144745244","wikidata":"https://www.wikidata.org/wiki/Q4927286","display_name":"Blocking (statistics)","level":2,"score":0.41452106833457947},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.32776013016700745},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2868976294994354},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2095540165901184},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15747377276420593},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11974066495895386},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08096790313720703},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2022.3229828","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3229828","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W1966959553","https://openalex.org/W1979684454","https://openalex.org/W1980989199","https://openalex.org/W1982646952","https://openalex.org/W1984849261","https://openalex.org/W1987559308","https://openalex.org/W1992606738","https://openalex.org/W2027019159","https://openalex.org/W2031948068","https://openalex.org/W2049520384","https://openalex.org/W2051644396","https://openalex.org/W2055807114","https://openalex.org/W2064892872","https://openalex.org/W2091808869","https://openalex.org/W2105175332","https://openalex.org/W2128743367","https://openalex.org/W2145563695","https://openalex.org/W2150179059","https://openalex.org/W2158524220","https://openalex.org/W2158933924","https://openalex.org/W2162335740","https://openalex.org/W2289910803","https://openalex.org/W2292759015","https://openalex.org/W2490765418","https://openalex.org/W2524971917","https://openalex.org/W2525807338","https://openalex.org/W2564315205","https://openalex.org/W2585702126","https://openalex.org/W2587014873","https://openalex.org/W2778594647","https://openalex.org/W2793178643","https://openalex.org/W2795052621","https://openalex.org/W2892329555","https://openalex.org/W2921026208","https://openalex.org/W3048861556","https://openalex.org/W3135123621","https://openalex.org/W3151260619","https://openalex.org/W3171505068","https://openalex.org/W3180627186","https://openalex.org/W3216135323","https://openalex.org/W4256637647","https://openalex.org/W6646651391","https://openalex.org/W6648341231","https://openalex.org/W6791429226"],"related_works":["https://openalex.org/W2136045454","https://openalex.org/W2074944429","https://openalex.org/W1991075467","https://openalex.org/W2389637992","https://openalex.org/W2369430179","https://openalex.org/W2609881373","https://openalex.org/W4387697157","https://openalex.org/W2172029144","https://openalex.org/W1504951709","https://openalex.org/W4363620538"],"abstract_inverted_index":{"An":[0],"effective":[1],"design":[2],"is":[3,34,74,87,105,111,163],"proposed":[4,129,158],"to":[5,53,89,113,126,166,173],"reduce":[6,114],"dynamic":[7],"power":[8],"consumption":[9],"for":[10,37],"a":[11],"common":[12],"clock":[13],"synchronous":[14],"two-read/":[15],"write":[16,147],"(2RW)":[17],"dual-port":[18],"(DP)":[19],"8T":[20,81],"static":[21],"random":[22],"access":[23,58,65],"memory":[24],"(SRAM).":[25],"A":[26,45],"self-adjusting":[27],"wordline":[28],"(WL)":[29],"pulse":[30],"timing":[31],"control":[32],"circuit":[33],"newly":[35],"introduced":[36],"read/write":[38,96],"operations.":[39],"Row":[40],"address":[41],"inputs":[42],"of":[43,78],"ports":[44],"and":[46,124,137,146,154],"B":[47],"are":[48,122,149,171],"compared":[49,165],"in":[50],"each":[51],"cycle":[52],"detect":[54],"the":[55,62,69,84,91,99,108,128,157],"same":[56,63],"row":[57,64,101],"or":[59],"not.":[60],"In":[61,98],"from":[66],"both":[67],"ports,":[68],"disturbance":[70],"should":[71],"happen,":[72],"which":[73],"an":[75],"inherent":[76],"mode":[77],"2RW":[79,130],"DP":[80,131],"SRAM.":[82],"Then,":[83],"WL":[85,109],"pulsewidth":[86,110],"extended":[88],"prevent":[90],"disturbance,":[92,107],"while":[93],"maintaining":[94],"sufficient":[95],"margins.":[97],"different":[100],"access,":[102],"where":[103],"there":[104],"no":[106],"shortened":[112],"excessive":[115],"bitline":[116],"(BL)":[117],"discharge":[118],"power.":[119],"Test":[120],"chips":[121],"designed":[123],"fabricated":[125],"implement":[127],"SRAM":[132],"macros":[133],"on":[134],"40-,":[135],"28-,":[136],"7-nm":[138],"Fin-FET":[139],"technologies.":[140],"Measured":[141],"data":[142],"show":[143],"that":[144],"read":[145],"powers":[148],"reduced,":[150],"respectively,":[151],"by":[152],"6%\u201313%":[153],"13%\u201328%":[155],"with":[156],"circuits.":[159],"No":[160],"speed":[161],"degradation":[162],"found":[164,172],"conventional":[167],"designs.":[168],"Area":[169],"overheads":[170],"be":[174],"less":[175],"than":[176],"1%.":[177]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}