{"id":"https://openalex.org/W4312448580","doi":"https://doi.org/10.1109/jssc.2022.3228899","title":"A 72-fs-Total-Integrated-Jitter Two-Core Fractional-<i>N</i> Digital PLL With Digital Period Averaging Calibration on Frequency Quadrupler and True-in-Phase Combiner","display_name":"A 72-fs-Total-Integrated-Jitter Two-Core Fractional-<i>N</i> Digital PLL With Digital Period Averaging Calibration on Frequency Quadrupler and True-in-Phase Combiner","publication_year":2022,"publication_date":"2022-12-22","ids":{"openalex":"https://openalex.org/W4312448580","doi":"https://doi.org/10.1109/jssc.2022.3228899"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2022.3228899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3228899","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://re.public.polimi.it/bitstream/11311/1233414/12/JSSC3228899_merged%20%281%29-compresso_compressed_1pdf.io.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013353836","display_name":"Francesco Buccoleri","orcid":"https://orcid.org/0000-0003-2986-9570"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Buccoleri","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy"],"raw_orcid":"https://orcid.org/0000-0003-2986-9570","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010409811","display_name":"Simone M. Dartizio","orcid":"https://orcid.org/0000-0001-5983-5609"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Simone M. Dartizio","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy"],"raw_orcid":"https://orcid.org/0000-0001-5983-5609","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035434717","display_name":"Francesco Tesolin","orcid":"https://orcid.org/0000-0002-9743-5726"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Tesolin","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy"],"raw_orcid":"https://orcid.org/0000-0002-9743-5726","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015496349","display_name":"Luca Avallone","orcid":"https://orcid.org/0000-0002-2243-5588"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Luca Avallone","raw_affiliation_strings":["Infineon Technologies AG, Villach, Austria"],"raw_orcid":"https://orcid.org/0000-0002-2243-5588","affiliations":[{"raw_affiliation_string":"Infineon Technologies AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075806913","display_name":"Alessio Santiccioli","orcid":"https://orcid.org/0000-0002-2301-5702"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessio Santiccioli","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0002-2301-5702","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059697368","display_name":"Agata Iesurum","orcid":"https://orcid.org/0000-0002-3277-9261"},"institutions":[{"id":"https://openalex.org/I138689650","display_name":"University of Padua","ror":"https://ror.org/00240q980","country_code":"IT","type":"education","lineage":["https://openalex.org/I138689650"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Agata Iesurum","raw_affiliation_strings":["Dipartimento di Ingegneria dell&#x2019;Informazione, University of Padova, Padua, Italy"],"raw_orcid":"https://orcid.org/0000-0002-3277-9261","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell&#x2019;Informazione, University of Padova, Padua, Italy","institution_ids":["https://openalex.org/I138689650"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069215336","display_name":"Giovanni Steffan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Giovanni Steffan","raw_affiliation_strings":["Infineon Technologies AG, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046032176","display_name":"Dmytro Cherniak","orcid":"https://orcid.org/0000-0001-7662-9022"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Dmytro Cherniak","raw_affiliation_strings":["Infineon Technologies AG, Villach, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071532224","display_name":"Luca Bertulessi","orcid":"https://orcid.org/0000-0001-6167-6512"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Bertulessi","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy"],"raw_orcid":"https://orcid.org/0000-0001-6167-6512","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035099638","display_name":"Andrea Bevilacqua","orcid":"https://orcid.org/0000-0002-5664-9197"},"institutions":[{"id":"https://openalex.org/I138689650","display_name":"University of Padua","ror":"https://ror.org/00240q980","country_code":"IT","type":"education","lineage":["https://openalex.org/I138689650"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Bevilacqua","raw_affiliation_strings":["Dipartimento di Ingegneria dell&#x2019;Informazione, University of Padova, Padua, Italy"],"raw_orcid":"https://orcid.org/0000-0002-5664-9197","affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell&#x2019;Informazione, University of Padova, Padua, Italy","institution_ids":["https://openalex.org/I138689650"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073514694","display_name":"Carlo Samori","orcid":"https://orcid.org/0000-0002-7084-0721"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Carlo Samori","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy"],"raw_orcid":"https://orcid.org/0000-0002-7084-0721","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051946676","display_name":"Andrea L. Lacaita","orcid":"https://orcid.org/0000-0003-0315-514X"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea L. Lacaita","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy"],"raw_orcid":"https://orcid.org/0000-0003-0315-514X","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085904857","display_name":"Salvatore Levantino","orcid":"https://orcid.org/0000-0003-0895-1700"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Levantino","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy"],"raw_orcid":"https://orcid.org/0000-0003-0895-1700","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1869,"has_fulltext":true,"cited_by_count":17,"citation_normalized_percentile":{"value":0.76980243,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"58","issue":"3","first_page":"634","last_page":"646"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8166902661323547},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7165611982345581},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6914539933204651},{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.5098125338554382},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4902508854866028},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.48087242245674133},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.44686809182167053},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43701523542404175},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.39426565170288086},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3622925281524658},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3615639805793762},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3242732286453247},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27983832359313965}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8166902661323547},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7165611982345581},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6914539933204651},{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.5098125338554382},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4902508854866028},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.48087242245674133},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.44686809182167053},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43701523542404175},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.39426565170288086},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3622925281524658},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3615639805793762},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3242732286453247},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27983832359313965}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/jssc.2022.3228899","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3228899","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1233414","is_oa":true,"landing_page_url":"https://hdl.handle.net/11311/1233414","pdf_url":"https://re.public.polimi.it/bitstream/11311/1233414/12/JSSC3228899_merged%20%281%29-compresso_compressed_1pdf.io.pdf","source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:www.research.unipd.it:11577/3469756","is_oa":false,"landing_page_url":"https://hdl.handle.net/11577/3469756","pdf_url":null,"source":{"id":"https://openalex.org/S4306402547","display_name":"Padua Research Archive (University of Padova)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I138689650","host_organization_name":"University of Padua","host_organization_lineage":["https://openalex.org/I138689650"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:re.public.polimi.it:11311/1233414","is_oa":true,"landing_page_url":"https://hdl.handle.net/11311/1233414","pdf_url":"https://re.public.polimi.it/bitstream/11311/1233414/12/JSSC3228899_merged%20%281%29-compresso_compressed_1pdf.io.pdf","source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.550000011920929}],"awards":[],"funders":[{"id":"https://openalex.org/F4320330618","display_name":"Infineon Technologies","ror":"https://ror.org/005kw6t15"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4312448580.pdf","grobid_xml":"https://content.openalex.org/works/W4312448580.grobid-xml"},"referenced_works_count":40,"referenced_works":["https://openalex.org/W1989376602","https://openalex.org/W2023401960","https://openalex.org/W2038643681","https://openalex.org/W2043250436","https://openalex.org/W2048101164","https://openalex.org/W2089328455","https://openalex.org/W2099064239","https://openalex.org/W2120500930","https://openalex.org/W2139625690","https://openalex.org/W2586798051","https://openalex.org/W2591198240","https://openalex.org/W2625708510","https://openalex.org/W2759201163","https://openalex.org/W2791440917","https://openalex.org/W2791868503","https://openalex.org/W2886418951","https://openalex.org/W2891924334","https://openalex.org/W2894291793","https://openalex.org/W2899818391","https://openalex.org/W2921886179","https://openalex.org/W2922501003","https://openalex.org/W2952154040","https://openalex.org/W2965968461","https://openalex.org/W2972695498","https://openalex.org/W2976833972","https://openalex.org/W2990700108","https://openalex.org/W3028280451","https://openalex.org/W3083429320","https://openalex.org/W3134536407","https://openalex.org/W3135264457","https://openalex.org/W3135554245","https://openalex.org/W3135783513","https://openalex.org/W3184201630","https://openalex.org/W3184406594","https://openalex.org/W3205565959","https://openalex.org/W3214302083","https://openalex.org/W4220957393","https://openalex.org/W4226257562","https://openalex.org/W4280524069","https://openalex.org/W4286571748"],"related_works":["https://openalex.org/W1488060887","https://openalex.org/W2380467267","https://openalex.org/W1980525453","https://openalex.org/W2325206724","https://openalex.org/W1994021281","https://openalex.org/W2103754166","https://openalex.org/W2043945969","https://openalex.org/W2139484866","https://openalex.org/W2082469970","https://openalex.org/W2058003010"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,61,79,102,108,147,164],"low-jitter":[4],"and":[5,33,42,114,137],"low":[6],"out-of-band":[7,158],"noise":[8,25,96,159],"two-core":[9],"fractional-$N$digital":[10],"bang-bang":[11],"phase-locked":[12],"loop":[13],"(PLL).":[14],"Two":[15],"novel":[16],"techniques":[17],"are":[18],"introduced":[19],"to":[20,34,88,119,134],"efficiently":[21],"suppress":[22],"the":[23,28,54,58,70,91,94,156],"quantization":[24],"(QN)":[26],"of":[27,53,60,84,93,111,152],"digitally":[29,80],"controlled":[30],"oscillator":[31],"(DCO)":[32],"achieve":[35],"an":[36],"optimal":[37],"trade":[38],"between":[39],"power":[40,82],"consumption":[41],"PLL":[43,86,95],"noise.":[44],"The":[45,74,98,126],"digital":[46],"period":[47],"averaging":[48],"technique,":[49],"working":[50],"in":[51,101],"background":[52],"main":[55],"system,":[56],"enables":[57],"use":[59],"low-power":[62],"XOR-based":[63],"quadrupler":[64],"for":[65,143],"clocking$\\Delta":[66],"\\Sigma":[67],"$modulator":[68],"dithering":[69],"DCO":[71],"tuning":[72],"word.":[73],"true-in-phase":[75],"combiner":[76],"circuit":[77],"implements":[78],"assisted":[81],"combination":[83],"two":[85],"outputs,":[87],"optimally":[89],"reduce":[90],"impact":[92],"sources.":[97],"prototype,":[99],"implemented":[100],"standard":[103],"28-nm":[104],"CMOS":[105],"process,":[106],"has":[107],"core":[109],"area":[110],"0.47":[112],"mm2":[113],"synthesizes":[115],"frequencies":[116],"from":[117,131],"8.5":[118],"10.5":[120],"GHz":[121],"while":[122,155],"dissipating":[123],"36":[124],"mW.":[125],"measured":[127,157],"rms":[128],"jitter":[129],"(integrated":[130],"1":[132],"kHz":[133],"100":[135],"MHz":[136],"including":[138],"spurs)":[139],"is":[140,160],"72":[141],"fs":[142],"near-integer":[144],"channels,":[145],"with":[146],"worst":[148],"case":[149],"fractional":[150],"spur":[151],"\u221259.7":[153],"dBc,":[154],"\u2212140.7":[161],"dBc/Hz":[162],"at":[163],"10-MHz":[165],"offset.":[166]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":2}],"updated_date":"2026-08-18T07:49:30.821534","created_date":"2023-01-04T00:00:00"}