{"id":"https://openalex.org/W4313332229","doi":"https://doi.org/10.1109/jssc.2022.3219410","title":"Fully Automated Hardware-Driven Clock-Gating Architecture With Complete Clock Coverage for 4 nm Exynos Mobile SOC","display_name":"Fully Automated Hardware-Driven Clock-Gating Architecture With Complete Clock Coverage for 4 nm Exynos Mobile SOC","publication_year":2022,"publication_date":"2022-11-15","ids":{"openalex":"https://openalex.org/W4313332229","doi":"https://doi.org/10.1109/jssc.2022.3219410"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2022.3219410","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3219410","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062193069","display_name":"Jae-Gon Lee","orcid":"https://orcid.org/0000-0002-1367-5977"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jae-Gon Lee","raw_affiliation_strings":["Samsung Electronics Company Ltd., Hwaseong, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-1367-5977","affiliations":[{"raw_affiliation_string":"Samsung Electronics Company Ltd., Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029785525","display_name":"Younsik Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Younsik Choi","raw_affiliation_strings":["Samsung Electronics Company Ltd., Hwaseong, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Samsung Electronics Company Ltd., Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036394205","display_name":"Hoyeon Jeon","orcid":"https://orcid.org/0000-0001-5670-1867"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hoyeon Jeon","raw_affiliation_strings":["Samsung Electronics Company Ltd., Hwaseong, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-5670-1867","affiliations":[{"raw_affiliation_string":"Samsung Electronics Company Ltd., Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066452450","display_name":"Jong-Jin Lee","orcid":"https://orcid.org/0000-0002-2124-4181"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jong-Jin Lee","raw_affiliation_strings":["Samsung Electronics Company Ltd., Hwaseong, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-2124-4181","affiliations":[{"raw_affiliation_string":"Samsung Electronics Company Ltd., Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109247172","display_name":"Dongsuk Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dongsuk Shin","raw_affiliation_strings":["Samsung Electronics Company Ltd., Hwaseong, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Samsung Electronics Company Ltd., Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5062193069"],"corresponding_institution_ids":["https://openalex.org/I2250650973"],"apc_list":null,"apc_paid":null,"fwci":0.5542,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.65012357,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"58","issue":"1","first_page":"90","last_page":"101"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.9546215534210205},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.8599014282226562},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.8542322516441345},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.7816900014877319},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.623735249042511},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5983472466468811},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5857549905776978},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5598559975624084},{"id":"https://openalex.org/keywords/clock-drift","display_name":"Clock drift","score":0.5412646532058716},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43695566058158875},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.4235663115978241},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3514866828918457},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.31252795457839966},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06105184555053711}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.9546215534210205},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.8599014282226562},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.8542322516441345},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.7816900014877319},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.623735249042511},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5983472466468811},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5857549905776978},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5598559975624084},{"id":"https://openalex.org/C155837451","wikidata":"https://www.wikidata.org/wiki/Q1069144","display_name":"Clock drift","level":5,"score":0.5412646532058716},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43695566058158875},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.4235663115978241},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3514866828918457},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.31252795457839966},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06105184555053711},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2022.3219410","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3219410","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1522269972","https://openalex.org/W1977265645","https://openalex.org/W1996086722","https://openalex.org/W2035342163","https://openalex.org/W2064465644","https://openalex.org/W2077349604","https://openalex.org/W2079026749","https://openalex.org/W2081344774","https://openalex.org/W2098750459","https://openalex.org/W2111046960","https://openalex.org/W2119205794","https://openalex.org/W2119574867","https://openalex.org/W2149996407","https://openalex.org/W2289575812","https://openalex.org/W2593432307","https://openalex.org/W2734775904","https://openalex.org/W2786107400","https://openalex.org/W2918032634","https://openalex.org/W3016007625","https://openalex.org/W4220687263","https://openalex.org/W4256225965"],"related_works":["https://openalex.org/W2169618112","https://openalex.org/W2496244846","https://openalex.org/W1607003253","https://openalex.org/W4200015704","https://openalex.org/W3048124756","https://openalex.org/W3006003651","https://openalex.org/W2617666058","https://openalex.org/W2124909075","https://openalex.org/W2205497670","https://openalex.org/W2117541676"],"abstract_inverted_index":{"Automatic":[0],"clock":[1,18,24,34,42,50,61,66,75,92,102,112,125,132],"gating":[2,62],"(ACG)":[3],"is":[4,95,113,134,144],"a":[5,27,106],"clock-gating":[6],"architecture":[7,143],"with":[8,29],"near":[9],"zero":[10],"waste":[11],"on":[12,16,56,64,80,130],"dynamic":[13],"power":[14,139],"dissipation":[15],"global":[17,23,124],"distribution":[19],"network.":[20],"ACG":[21,52],"models":[22],"structure":[25],"as":[26],"graph":[28],"nodes":[30],"and":[31,36,83],"arcs":[32,45],"representing":[33],"components":[35],"their":[37,111],"interconnections,":[38],"respectively.":[39],"Unlike":[40],"conventional":[41],"structure,":[43,73,126],"where":[44,110,127],"are":[46],"nothing":[47],"more":[48],"than":[49],"nets,":[51],"adds":[53],"control":[54],"mechanism":[55],"the":[57],"arc":[58],"so":[59],"that":[60],"decision":[63],"each":[65,74],"component":[67,76],"can":[68,77,84],"be":[69,85,116,147],"automated.":[70],"In":[71],"this":[72,142],"understand":[78],"activities":[79],"its":[81,90],"fan-outs":[82],"configured":[86],"to":[87,104,115,146],"cut":[88],"off":[89],"output":[91],"when":[93],"there":[94],"no":[96],"activity.":[97],"The":[98,137],"framework":[99],"also":[100],"allows":[101],"consumers":[103],"define":[105],"period":[107],"in":[108,123],"time":[109],"guaranteed":[114],"present.":[117],"Combination":[118],"of":[119],"these":[120],"features":[121],"results":[122],"unnecessary":[128],"transition":[129],"any":[131],"net":[133],"automatically":[135],"avoided.":[136],"overall":[138],"benefit":[140],"from":[141],"measured":[145],"17%\u201350%.":[148]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}