{"id":"https://openalex.org/W4285235619","doi":"https://doi.org/10.1109/jssc.2022.3186079","title":"Correlated Dual-Loop Sturdy MASH Continuous-Time Delta-Sigma Modulators","display_name":"Correlated Dual-Loop Sturdy MASH Continuous-Time Delta-Sigma Modulators","publication_year":2022,"publication_date":"2022-07-07","ids":{"openalex":"https://openalex.org/W4285235619","doi":"https://doi.org/10.1109/jssc.2022.3186079"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2022.3186079","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3186079","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066370358","display_name":"Beomsoo Park","orcid":"https://orcid.org/0000-0002-1842-0324"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]},{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I4210111675","display_name":"Market Matters","ror":"https://ror.org/021yan307","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210111675"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Beomsoo Park","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","Qualcomm Inc., San Diego, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-1842-0324","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"Qualcomm Inc., San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596","https://openalex.org/I4210111675"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004382239","display_name":"Changsok Han","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Changsok Han","raw_affiliation_strings":["Marvell Semiconductor Inc., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Marvell Semiconductor Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071432833","display_name":"Nima Maghari","orcid":"https://orcid.org/0000-0002-9168-5142"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nima Maghari","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"],"raw_orcid":"https://orcid.org/0000-0002-9168-5142","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5066370358"],"corresponding_institution_ids":["https://openalex.org/I33213144","https://openalex.org/I4210087596","https://openalex.org/I4210111675"],"apc_list":null,"apc_paid":null,"fwci":1.1446,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.74713827,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"57","issue":"10","first_page":"2934","last_page":"2943"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.8631026148796082},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.6901755928993225},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.6100578904151917},{"id":"https://openalex.org/keywords/feedback-loop","display_name":"Feedback loop","score":0.5653383135795593},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5633354783058167},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.5546780228614807},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5174965858459473},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4849720001220703},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.397023469209671},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3536594808101654},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3123069405555725},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2516888380050659},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1621779501438141},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1536790132522583},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13276299834251404}],"concepts":[{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.8631026148796082},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.6901755928993225},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.6100578904151917},{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.5653383135795593},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5633354783058167},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.5546780228614807},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5174965858459473},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4849720001220703},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.397023469209671},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3536594808101654},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3123069405555725},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2516888380050659},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1621779501438141},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1536790132522583},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13276299834251404},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2022.3186079","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3186079","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7601981875","display_name":null,"funder_award_id":"2712.014","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W605564925","https://openalex.org/W1981271965","https://openalex.org/W1985804698","https://openalex.org/W2073140918","https://openalex.org/W2105551738","https://openalex.org/W2121130638","https://openalex.org/W2151133875","https://openalex.org/W2164002677","https://openalex.org/W2166948256","https://openalex.org/W2243588167","https://openalex.org/W2321419239","https://openalex.org/W2503582469","https://openalex.org/W2556510987","https://openalex.org/W2559685583","https://openalex.org/W2750703890","https://openalex.org/W2792774334","https://openalex.org/W2803048024","https://openalex.org/W2894043163","https://openalex.org/W2901171969","https://openalex.org/W2964773932","https://openalex.org/W2979367443","https://openalex.org/W2996711802","https://openalex.org/W3096129436","https://openalex.org/W3133796207","https://openalex.org/W3167396433","https://openalex.org/W4200068193"],"related_works":["https://openalex.org/W2097407725","https://openalex.org/W2548491887","https://openalex.org/W2955641057","https://openalex.org/W2143648845","https://openalex.org/W2159595243","https://openalex.org/W1991579521","https://openalex.org/W2124502750","https://openalex.org/W2542642610","https://openalex.org/W2101760577","https://openalex.org/W2077685646"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,101,142],"new":[4],"multi-loop":[5,43],"delta-sigma":[6],"modulator":[7],"(DSM)":[8],"structure":[9,84],"that":[10],"combines":[11],"the":[12,16,29,49,55,60,69,83,89,93,130],"advantages":[13],"of":[14,59,112,147,150],"both":[15],"traditional":[17],"multi-stage":[18],"noise":[19],"shaping":[20],"(MASH)":[21],"and":[22,75,108,114,144,153],"sturdy":[23],"MASH":[24],"(SMASH)":[25],"architectures.":[26],"It":[27],"removes":[28],"need":[30],"for":[31,126],"an":[32,119],"explicit":[33],"quantization":[34],"error":[35],"extraction":[36],"digital-to-analog":[37],"converter":[38],"(DAC)":[39],"typically":[40],"required":[41],"in":[42,92,100,118],"structures,":[44],"which":[45],"allows":[46],"to":[47,54,86,141],"eliminate":[48],"delay":[50,58],"mismatch":[51],"problem":[52],"related":[53],"intrinsic":[56],"propagation":[57],"first":[61],"loop":[62],"quantizer.":[63],"The":[64,96],"proposed":[65],"architecture":[66,71],"essentially":[67],"uses":[68],"SMASH":[70],"as":[72],"its":[73],"core":[74],"has":[76],"similar":[77],"characteristics.":[78],"However,":[79],"it":[80],"further":[81],"simplifies":[82],"allowing":[85],"remove":[87],"all":[88],"feedback":[90],"DACs":[91],"cascaded":[94],"loop.":[95],"prototype":[97,131],"DSM":[98,132],"fabricated":[99],"65-nm":[102],"process":[103],"achieves":[104],"signal-to-noise-and-distortion":[105],"ratio":[106],"(SNDR)":[107],"dynamic":[109],"range":[110],"(DR)":[111],"73.4":[113],"78.3":[115],"dB,":[116],"respectively,":[117],"18.75-MHz":[120],"bandwidth.":[121],"With":[122],"1.1/1.5-V":[123],"(1.5":[124],"V":[125],"DAC)":[127],"supply":[128],"voltage,":[129],"consumes":[133],"17.85":[134],"mW":[135],"at":[136],"600-MHz":[137],"operating":[138],"speed":[139],"corresponding":[140],"Walden":[143],"Schreier":[145],"figure":[146],"merits":[148],"(FOMs)":[149],"124.1":[151],"fJ/conv-step":[152],"168.6":[154],"dB":[155],"(using":[156],"DR":[157],"result),":[158],"respectively.":[159]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}