{"id":"https://openalex.org/W4285221724","doi":"https://doi.org/10.1109/jssc.2022.3170439","title":"A 21-Gb/s Duobinary Transceiver for GDDR Interfaces With an Adaptive Equalizer","display_name":"A 21-Gb/s Duobinary Transceiver for GDDR Interfaces With an Adaptive Equalizer","publication_year":2022,"publication_date":"2022-05-09","ids":{"openalex":"https://openalex.org/W4285221724","doi":"https://doi.org/10.1109/jssc.2022.3170439"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2022.3170439","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3170439","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072118145","display_name":"Dongsuk Kang","orcid":null},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]},{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["KR","US"],"is_corresponding":true,"raw_author_name":"Dongsuk Kang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]},{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048604336","display_name":"Jae-Woo Park","orcid":"https://orcid.org/0000-0002-2790-6393"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae-Woo Park","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045928505","display_name":"Injae Park","orcid":null},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Injae Park","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","Synopsys Korea, Sungnam, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]},{"raw_affiliation_string":"Synopsys Korea, Sungnam, South Korea","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016375125","display_name":"Minsu Park","orcid":"https://orcid.org/0000-0001-9846-9023"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Min-Su Park","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068295871","display_name":"Xuefan Jin","orcid":"https://orcid.org/0000-0002-2784-4196"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Xuefan Jin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","Xilinx, Singapore"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]},{"raw_affiliation_string":"Xilinx, Singapore","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067427888","display_name":"Kyu\u2010Dong Hwang","orcid":"https://orcid.org/0000-0002-6095-5808"},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyu-Dong Hwang","raw_affiliation_strings":["SK Hynix Semiconductor, Icheon, South Korea"],"affiliations":[{"raw_affiliation_string":"SK Hynix Semiconductor, Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074082712","display_name":"Daehan Kwon","orcid":"https://orcid.org/0000-0002-2033-8928"},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dae-Han Kwon","raw_affiliation_strings":["SK Hynix Semiconductor, Icheon, South Korea"],"affiliations":[{"raw_affiliation_string":"SK Hynix Semiconductor, Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009724263","display_name":"Jung\u2010Hoon Chun","orcid":"https://orcid.org/0000-0002-2668-6739"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jung-Hoon Chun","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5072118145"],"corresponding_institution_ids":["https://openalex.org/I130701444","https://openalex.org/I848706"],"apc_list":null,"apc_paid":null,"fwci":1.2907,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.79011884,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"57","issue":"10","first_page":"3083","last_page":"3093"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.8895519375801086},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.7822725772857666},{"id":"https://openalex.org/keywords/intersymbol-interference","display_name":"Intersymbol interference","score":0.6246285438537598},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5932965874671936},{"id":"https://openalex.org/keywords/adaptive-equalizer","display_name":"Adaptive equalizer","score":0.5797020196914673},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.5069015622138977},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.4907149076461792},{"id":"https://openalex.org/keywords/equalizer","display_name":"Equalizer","score":0.4791233539581299},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4788248836994171},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.451965868473053},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.43991440534591675},{"id":"https://openalex.org/keywords/equalization","display_name":"Equalization (audio)","score":0.4124372601509094},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3572291433811188},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.20757639408111572},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1655835211277008}],"concepts":[{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.8895519375801086},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.7822725772857666},{"id":"https://openalex.org/C97812054","wikidata":"https://www.wikidata.org/wiki/Q2166055","display_name":"Intersymbol interference","level":3,"score":0.6246285438537598},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5932965874671936},{"id":"https://openalex.org/C25125847","wikidata":"https://www.wikidata.org/wiki/Q4680741","display_name":"Adaptive equalizer","level":4,"score":0.5797020196914673},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5069015622138977},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.4907149076461792},{"id":"https://openalex.org/C67545415","wikidata":"https://www.wikidata.org/wiki/Q5384218","display_name":"Equalizer","level":3,"score":0.4791233539581299},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4788248836994171},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.451965868473053},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.43991440534591675},{"id":"https://openalex.org/C75755367","wikidata":"https://www.wikidata.org/wiki/Q104531076","display_name":"Equalization (audio)","level":3,"score":0.4124372601509094},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3572291433811188},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.20757639408111572},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1655835211277008},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2022.3170439","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3170439","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8399999737739563,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G580758742","display_name":null,"funder_award_id":"2020M3F3A2A01085756","funder_id":"https://openalex.org/F4320322030","funder_display_name":"Ministry of Science, ICT and Future Planning"}],"funders":[{"id":"https://openalex.org/F4320317879","display_name":"SK Hynix","ror":null},{"id":"https://openalex.org/F4320322030","display_name":"Ministry of Science, ICT and Future Planning","ror":"https://ror.org/032e49973"},{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1978540353","https://openalex.org/W1994355453","https://openalex.org/W2006951630","https://openalex.org/W2073818083","https://openalex.org/W2074692253","https://openalex.org/W2101048469","https://openalex.org/W2101101649","https://openalex.org/W2136801359","https://openalex.org/W2168060709","https://openalex.org/W2604859181","https://openalex.org/W2793439489","https://openalex.org/W2805689675","https://openalex.org/W2899956174","https://openalex.org/W2904626956","https://openalex.org/W2949171700","https://openalex.org/W3043373922","https://openalex.org/W4200502651"],"related_works":["https://openalex.org/W1640794007","https://openalex.org/W2352178434","https://openalex.org/W2018366688","https://openalex.org/W238401686","https://openalex.org/W2047392647","https://openalex.org/W2119472302","https://openalex.org/W1984561329","https://openalex.org/W2040867008","https://openalex.org/W2351868092","https://openalex.org/W2168755097"],"abstract_inverted_index":{"In":[0],"this":[1],"article,":[2],"we":[3],"propose":[4],"a":[5,67,75,93],"duobinary":[6,37,86],"transceiver":[7,91],"for":[8,58],"graphics":[9],"double-data-rate":[10],"(GDDR)":[11],"memory":[12],"interfaces.":[13],"The":[14,32,90],"proposed":[15],"voltage-mode":[16],"driver":[17],"complies":[18],"with":[19,104],"the":[20,26,41,47,51,59,62,72],"GDDR":[21],"impedance":[22],"specifications":[23],"without":[24],"sacrificing":[25],"ratio":[27],"of":[28,50,66],"level":[29],"mismatch":[30],"(RLM).":[31],"quarter-rate":[33],"time-interleaved":[34],"successive":[35],"approximation":[36],"receiver":[38],"(Rx)":[39],"reduces":[40],"forwarded":[42],"clock":[43],"frequency":[44],"and":[45,71],"minimizes":[46],"capacitive":[48],"loading":[49],"front-end":[52],"analog":[53],"equalizer":[54],"(EQ).":[55],"To":[56],"compensate":[57],"channel":[60],"loss,":[61],"transmitter":[63],"is":[64,88],"composed":[65],"three-tap":[68],"feed-forward":[69],"EQ,":[70],"Rx":[73],"employs":[74],"continuous-time":[76],"linear":[77],"EQ.":[78],"Also,":[79],"an":[80],"EQ":[81],"adaptation":[82],"scheme":[83],"applicable":[84],"to":[85],"signaling":[87],"proposed.":[89],"achieves":[92],"10":[94],"<sup":[95],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[96],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">\u221212</sup>":[97],"bit":[98],"error":[99],"rate":[100],"at":[101],"21":[102],"Gb/s":[103],"1.42":[105],"mW/Gb.":[106]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":1}],"updated_date":"2026-03-05T09:29:38.588285","created_date":"2025-10-10T00:00:00"}