{"id":"https://openalex.org/W4285281566","doi":"https://doi.org/10.1109/jssc.2022.3168588","title":"A 7.3-\u03bc W 13-ENOB 98-dB SFDR Noise-Shaping SAR ADC With Duty-Cycled Amplifier and Mismatch Error Shaping","display_name":"A 7.3-\u03bc W 13-ENOB 98-dB SFDR Noise-Shaping SAR ADC With Duty-Cycled Amplifier and Mismatch Error Shaping","publication_year":2022,"publication_date":"2022-05-03","ids":{"openalex":"https://openalex.org/W4285281566","doi":"https://doi.org/10.1109/jssc.2022.3168588"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2022.3168588","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3168588","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://pure.tue.nl/ws/files/302760488/202207_JSSC_paper.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005776843","display_name":"Hanyue Li","orcid":"https://orcid.org/0000-0002-7112-8154"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Hanyue Li","raw_affiliation_strings":["Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0002-7112-8154","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003167246","display_name":"Yuting Shen","orcid":"https://orcid.org/0000-0002-5379-2983"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Yuting Shen","raw_affiliation_strings":["Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0002-5379-2983","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004640968","display_name":"Haoming Xin","orcid":"https://orcid.org/0000-0001-9730-0365"},"institutions":[{"id":"https://openalex.org/I4210153656","display_name":"Holst Centre (Netherlands)","ror":"https://ror.org/04abpa862","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210153656"]},{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Haoming Xin","raw_affiliation_strings":["Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, The Netherlands","Imec Holst Centre, Eindhoven, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0001-9730-0365","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"Imec Holst Centre, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I4210153656"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051691710","display_name":"Eugenio Cantatore","orcid":"https://orcid.org/0000-0002-9646-7232"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Eugenio Cantatore","raw_affiliation_strings":["Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0002-9646-7232","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010280308","display_name":"Pieter Harpe","orcid":"https://orcid.org/0000-0002-6542-0001"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Pieter Harpe","raw_affiliation_strings":["Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0002-6542-0001","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, The Netherlands","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.7196,"has_fulltext":true,"cited_by_count":44,"citation_normalized_percentile":{"value":0.90958947,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"57","issue":"7","first_page":"2078","last_page":"2089"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.7952969074249268},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5847179293632507},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.5750458240509033},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5513982176780701},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.48416024446487427},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.48202288150787354},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.47828182578086853},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.47309473156929016},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.4496878683567047},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.424746572971344},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3508196473121643},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3447116017341614},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.33804768323898315},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3325796127319336}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.7952969074249268},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5847179293632507},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.5750458240509033},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5513982176780701},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.48416024446487427},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.48202288150787354},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.47828182578086853},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.47309473156929016},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.4496878683567047},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.424746572971344},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3508196473121643},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3447116017341614},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.33804768323898315},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3325796127319336},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2022.3168588","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3168588","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/1d37bcef-b66e-4162-8045-0bd5cda0c9d0","is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/1d37bcef-b66e-4162-8045-0bd5cda0c9d0","pdf_url":"https://pure.tue.nl/ws/files/302760488/202207_JSSC_paper.pdf","source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Li, H, Shen, Y, Xin, H, Cantatore, E & Harpe, P 2022, 'A 7.3-\u03bc W 13-ENOB 98-dB SFDR Noise-Shaping SAR ADC With Duty-Cycled Amplifier and Mismatch Error Shaping', IEEE Journal of Solid-State Circuits, vol. 57, no. 7, 9766432, pp. 2078-2089. https://doi.org/10.1109/JSSC.2022.3168588","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/1d37bcef-b66e-4162-8045-0bd5cda0c9d0","is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/1d37bcef-b66e-4162-8045-0bd5cda0c9d0","pdf_url":"https://pure.tue.nl/ws/files/302760488/202207_JSSC_paper.pdf","source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Li, H, Shen, Y, Xin, H, Cantatore, E & Harpe, P 2022, 'A 7.3-\u03bc W 13-ENOB 98-dB SFDR Noise-Shaping SAR ADC With Duty-Cycled Amplifier and Mismatch Error Shaping', IEEE Journal of Solid-State Circuits, vol. 57, no. 7, 9766432, pp. 2078-2089. https://doi.org/10.1109/JSSC.2022.3168588","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8209487686","display_name":"Analog circuits to the limit: minimum resources with maximum performance","funder_award_id":"16594","funder_id":"https://openalex.org/F4320321800","funder_display_name":"Nederlandse Organisatie voor Wetenschappelijk Onderzoek"}],"funders":[{"id":"https://openalex.org/F4320321800","display_name":"Nederlandse Organisatie voor Wetenschappelijk Onderzoek","ror":"https://ror.org/04jsz6e67"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4285281566.pdf","grobid_xml":"https://content.openalex.org/works/W4285281566.grobid-xml"},"referenced_works_count":30,"referenced_works":["https://openalex.org/W2027349025","https://openalex.org/W2098175786","https://openalex.org/W2100859981","https://openalex.org/W2150501633","https://openalex.org/W2264132138","https://openalex.org/W2520964342","https://openalex.org/W2527632290","https://openalex.org/W2536517842","https://openalex.org/W2593067874","https://openalex.org/W2777276209","https://openalex.org/W2893150756","https://openalex.org/W2897458229","https://openalex.org/W2903196701","https://openalex.org/W2914173816","https://openalex.org/W2922215933","https://openalex.org/W2979467914","https://openalex.org/W2997030307","https://openalex.org/W3015935840","https://openalex.org/W3083654849","https://openalex.org/W3083977280","https://openalex.org/W3086509224","https://openalex.org/W3116273981","https://openalex.org/W3133975637","https://openalex.org/W3173998591","https://openalex.org/W3174559553","https://openalex.org/W3200694816","https://openalex.org/W3205151931","https://openalex.org/W3210271453","https://openalex.org/W4205697690","https://openalex.org/W4220901088"],"related_works":["https://openalex.org/W4366958984","https://openalex.org/W4364859996","https://openalex.org/W2138923007","https://openalex.org/W2899600101","https://openalex.org/W3208707509","https://openalex.org/W3044833173","https://openalex.org/W2050228268","https://openalex.org/W2724204988","https://openalex.org/W3086509224","https://openalex.org/W2011469342"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,13,38,49,106,115,123],"second-order":[4],"noise-shaping":[5],"successive-approximation-register":[6],"(SAR)":[7],"analog-to-digital":[8],"converter":[9,66],"(ADC)":[10],"that":[11],"employs":[12],"duty-cycled":[14,58],"amplifier":[15,30,45],"and":[16,31,57,100,122],"digital-predicted":[17],"mismatch":[18,62],"error":[19],"shaping":[20],"(MES).":[21],"The":[22,44,60],"loop":[23],"filter":[24],"is":[25,69,79],"composed":[26],"of":[27,119,126],"an":[28],"active":[29],"two":[32],"cascaded":[33],"passive":[34],"integrators":[35],"to":[36,53,83,114],"provide":[37],"theoretical":[39],"30-dB":[40],"in-band":[41],"noise":[42],"attenuation.":[43],"achieves$18\\times":[46],"$gain":[47],"in":[48,63,89,105],"power-efficient":[50],"way":[51],"thanks":[52],"its":[54],"inverter-based":[55],"topology":[56],"operation.":[59],"capacitor":[61],"the":[64,93],"digital-to-analog":[65],"(DAC)":[67],"array":[68],"mitigated":[70],"by":[71],"first-order":[72],"MES.":[73],"A":[74],"two-level":[75],"digital":[76],"prediction":[77],"scheme":[78],"adopted":[80],"with":[81],"MES":[82],"avoid":[84],"input":[85],"range":[86],"loss.":[87],"Fabricated":[88],"65-nm":[90],"CMOS":[91],"technology,":[92],"prototype":[94],"achieves":[95],"80-dB":[96],"peak":[97,102],"signal-to-noise-and-distortion-ratio":[98],"(SNDR)":[99],"98-dB":[101],"spurious-free-dynamic-range":[103],"(SFDR)":[104],"31.25-kHz":[107],"bandwidth":[108],"with$16\\times":[109],"$oversampling":[110],"ratio":[111],"(OSR),":[112],"leading":[113],"Schreier":[116],"figure-of-merit":[117],"(FoM)":[118],"176.3":[120],"dB":[121],"Walden":[124],"FoM":[125],"14.3":[127],"fJ/conversion-step.":[128]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":16},{"year":2024,"cited_by_count":14},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2025-10-10T00:00:00"}