{"id":"https://openalex.org/W4293206255","doi":"https://doi.org/10.1109/jssc.2022.3166944","title":"An Ultra-Low-Voltage Bit-Interleaved Synthesizable 13T SRAM Circuit","display_name":"An Ultra-Low-Voltage Bit-Interleaved Synthesizable 13T SRAM Circuit","publication_year":2022,"publication_date":"2022-04-28","ids":{"openalex":"https://openalex.org/W4293206255","doi":"https://doi.org/10.1109/jssc.2022.3166944"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2022.3166944","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3166944","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078217181","display_name":"Jiacong Sun","orcid":"https://orcid.org/0000-0003-0418-2713"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jiacong Sun","raw_affiliation_strings":["School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076700567","display_name":"Hao Guo","orcid":"https://orcid.org/0000-0001-5066-5869"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Guo","raw_affiliation_strings":["School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103189521","display_name":"Geng Li","orcid":"https://orcid.org/0000-0002-6484-5315"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Geng Li","raw_affiliation_strings":["School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042636120","display_name":"Hailong Jiao","orcid":"https://orcid.org/0000-0002-2815-6168"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hailong Jiao","raw_affiliation_strings":["School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5078217181"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":1.0061,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.74591421,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"57","issue":"11","first_page":"3477","last_page":"3489"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8773688077926636},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5485332012176514},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5224305987358093},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49678996205329895},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4727685749530792},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4643011689186096},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4320516884326935},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42614713311195374},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4033506512641907},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.35430824756622314},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32466769218444824},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2164650559425354}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8773688077926636},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5485332012176514},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5224305987358093},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49678996205329895},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4727685749530792},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4643011689186096},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4320516884326935},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42614713311195374},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4033506512641907},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.35430824756622314},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32466769218444824},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2164650559425354}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2022.3166944","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3166944","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G4632641507","display_name":null,"funder_award_id":"JCYJ20200109140601691","funder_id":"https://openalex.org/F4320326705","funder_display_name":"Science, Technology and Innovation Commission of Shenzhen Municipality"},{"id":"https://openalex.org/G6781766220","display_name":null,"funder_award_id":"62074005","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320326705","display_name":"Science, Technology and Innovation Commission of Shenzhen Municipality","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W585970796","https://openalex.org/W1974982221","https://openalex.org/W1977542706","https://openalex.org/W2002612140","https://openalex.org/W2010635096","https://openalex.org/W2016619833","https://openalex.org/W2036742943","https://openalex.org/W2067168777","https://openalex.org/W2069909337","https://openalex.org/W2080441840","https://openalex.org/W2094648661","https://openalex.org/W2102655721","https://openalex.org/W2105175332","https://openalex.org/W2106339466","https://openalex.org/W2106507957","https://openalex.org/W2118016286","https://openalex.org/W2127628206","https://openalex.org/W2133614817","https://openalex.org/W2141596871","https://openalex.org/W2144289559","https://openalex.org/W2155275912","https://openalex.org/W2158267481","https://openalex.org/W2158622216","https://openalex.org/W2287036717","https://openalex.org/W2477046388","https://openalex.org/W2580580341","https://openalex.org/W2604319603","https://openalex.org/W2626693966","https://openalex.org/W2700223188","https://openalex.org/W2793901141","https://openalex.org/W2888422814","https://openalex.org/W2897269782","https://openalex.org/W2906595909","https://openalex.org/W2913390475","https://openalex.org/W2976137532","https://openalex.org/W3112727124","https://openalex.org/W3133922970","https://openalex.org/W3135906938","https://openalex.org/W3194836568","https://openalex.org/W7073655612"],"related_works":["https://openalex.org/W3210903312","https://openalex.org/W2940351376","https://openalex.org/W3195565859","https://openalex.org/W1594330903","https://openalex.org/W2911152661","https://openalex.org/W2167104768","https://openalex.org/W2086598400","https://openalex.org/W2484520058","https://openalex.org/W2145389166","https://openalex.org/W3093401165"],"abstract_inverted_index":{"Standard-cell-based":[0],"memory":[1,36,75],"(SCM)":[2],"circuits":[3],"with":[4,39,82,185],"fully":[5,64,78],"digital":[6,65],"signals":[7],"are":[8],"attractive":[9],"for":[10,47,135,165],"power-/energy-constrained":[11],"edge":[12],"devices":[13],"due":[14],"to":[15,98,150,180],"the":[16,52,56,73,83,94,110,136,144,158,167,191],"strong":[17],"voltage":[18,42,134,147,182],"scaling":[19,43,183],"capability,":[20],"fast":[21],"design":[22,86],"iteration,":[23],"and":[24,67,80,171],"flexibility":[25],"in":[26,93,109,190],"integration.":[27],"In":[28],"this":[29],"article,":[30],"a":[31,177],"13-transistor":[32],"(13T)":[33],"static-random":[34],"access":[35],"(SRAM)":[37],"circuit":[38,139,156],"ultra-wide":[40],"range":[41],"capability":[44],"is":[45,60,77,91,107,140,148],"proposed":[46],"ultra-low-power":[48],"applications.":[49],"By":[50],"adopting":[51],"concept":[53],"of":[54,121],"SCM,":[55],"13T":[57,74,95,104,137,154],"SRAM":[58,96,105,138,155],"cell":[59,97],"custom-designed,":[61],"while":[62,143],"providing":[63,176],"inputs":[66],"outputs.":[68],"Without":[69],"any":[70],"analog":[71],"circuitry,":[72],"array":[76],"synthesizable":[79],"compatible":[81],"commercial":[84],"semi-custom":[85],"flow.":[87],"A":[88],"specialized":[89],"circuitry":[90],"employed":[92],"enable":[99],"cell-level":[100],"bit-interleaving.":[101],"An":[102],"8-kb":[103],"bank":[106],"fabricated":[108],"UMC":[111],"55-nm":[112],"low":[113],"power":[114,193],"CMOS":[115],"technology,":[116],"achieving":[117],"an":[118],"area":[119],"density":[120],"<inline-formula":[122],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[123],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[124],"<tex-math":[125],"notation=\"LaTeX\">$5":[126],"\\mu":[127],"\\text{m}$":[128],"</tex-math></inline-formula>":[129],"2/bit.":[130],"The":[131,153],"minimum":[132,159],"operational":[133],"324":[141],"mV,":[142],"data":[145],"retention":[146],"down":[149],"279":[151],"mV.":[152],"achieves":[157],"energy":[160],"point":[161],"at":[162],"0.4":[163],"V":[164],"both":[166],"read":[168],"(32.8":[169],"fJ/bit)":[170,174],"write":[172],"(54.1":[173],"operations,":[175],"good":[178],"opportunity":[179],"perform":[181],"together":[184],"logic":[186],"blocks":[187],"when":[188],"embedded":[189],"same":[192],"domain.":[194]},"counts_by_year":[{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}