{"id":"https://openalex.org/W4226126821","doi":"https://doi.org/10.1109/jssc.2022.3157811","title":"A BER-Suppressed PUF With an Amplification of Process Mismatch Effect in an Oscillator Collapse Topology","display_name":"A BER-Suppressed PUF With an Amplification of Process Mismatch Effect in an Oscillator Collapse Topology","publication_year":2022,"publication_date":"2022-03-17","ids":{"openalex":"https://openalex.org/W4226126821","doi":"https://doi.org/10.1109/jssc.2022.3157811"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2022.3157811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3157811","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000638125","display_name":"Jaehan Park","orcid":"https://orcid.org/0000-0001-6353-1130"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaehan Park","raw_affiliation_strings":["Department of Convergence IT Engineering, Pohang University of Science and Technology, Pohang, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-6353-1130","affiliations":[{"raw_affiliation_string":"Department of Convergence IT Engineering, Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066273824","display_name":"Byung-Jun Kim","orcid":"https://orcid.org/0000-0002-2923-4519"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"ByungJun Kim","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033088278","display_name":"Jae\u2010Yoon Sim","orcid":"https://orcid.org/0000-0003-1814-6211"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae-Yoon Sim","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea"],"raw_orcid":"https://orcid.org/0000-0003-1814-6211","affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I123900574"],"apc_list":null,"apc_paid":null,"fwci":5.2213,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.96563043,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"57","issue":"7","first_page":"2208","last_page":"2219"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.7535764575004578},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5188235640525818},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5113441348075867},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.455728679895401},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45190587639808655},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4493666887283325},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4122602343559265},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37804844975471497},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3239738643169403},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.252839058637619},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.16921892762184143}],"concepts":[{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.7535764575004578},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5188235640525818},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5113441348075867},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.455728679895401},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45190587639808655},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4493666887283325},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4122602343559265},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37804844975471497},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3239738643169403},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.252839058637619},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.16921892762184143}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2022.3157811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3157811","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:oasis.postech.ac.kr:2014.oak/115229","is_oa":false,"landing_page_url":"https://oasis.postech.ac.kr/handle/2014.oak/115229","pdf_url":null,"source":{"id":"https://openalex.org/S4306401965","display_name":"Open Access System for Information Sharing (Pohang University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I123900574","host_organization_name":"Pohang University of Science and Technology","host_organization_lineage":["https://openalex.org/I123900574"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W1532483809","https://openalex.org/W1565273324","https://openalex.org/W1998246226","https://openalex.org/W2001067488","https://openalex.org/W2052828598","https://openalex.org/W2053877171","https://openalex.org/W2057519660","https://openalex.org/W2061684847","https://openalex.org/W2062570749","https://openalex.org/W2076611807","https://openalex.org/W2104114347","https://openalex.org/W2111725598","https://openalex.org/W2114458110","https://openalex.org/W2116374153","https://openalex.org/W2124874986","https://openalex.org/W2290692811","https://openalex.org/W2294280833","https://openalex.org/W2318869941","https://openalex.org/W2502734849","https://openalex.org/W2557755347","https://openalex.org/W2580334840","https://openalex.org/W2594214473","https://openalex.org/W2744073901","https://openalex.org/W2791198567","https://openalex.org/W2792313743","https://openalex.org/W2794177219","https://openalex.org/W2890844360","https://openalex.org/W2921567073","https://openalex.org/W2977427408","https://openalex.org/W2980392069","https://openalex.org/W2985307378","https://openalex.org/W2999571526","https://openalex.org/W3015792011","https://openalex.org/W3100351549","https://openalex.org/W3133729471","https://openalex.org/W3133994200","https://openalex.org/W6676958804","https://openalex.org/W6676995458","https://openalex.org/W6696982423","https://openalex.org/W6775827921"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2096197213","https://openalex.org/W2108930055","https://openalex.org/W1563610336","https://openalex.org/W2118404416","https://openalex.org/W2124847927","https://openalex.org/W2115276246","https://openalex.org/W2125694951","https://openalex.org/W1480855516","https://openalex.org/W2137530563"],"abstract_inverted_index":{"The":[0,101,128],"physically":[1],"unclonable":[2],"function":[3],"(PUF)":[4],"has":[5],"been":[6],"implemented":[7],"with":[8,147,175],"circuits":[9],"that":[10],"perform":[11],"amplification":[12,94],"of":[13,56,108,115,131,150,166,169,191,201,208],"randomly":[14],"given":[15],"small":[16],"process":[17,92,121],"mismatch":[18],"by":[19,25],"using":[20],"an":[21,37,97,132,148,180],"explicit":[22],"amplifier":[23,41],"or":[24],"making":[26],"a":[27,44,66,71,82,86,91,141,160,176,184,189,198,205],"signal":[28],"path":[29],"repeatedly":[30],"experience":[31],"the":[32,40,53,59,62,106,109,194],"same":[33],"delay":[34],"skew":[35,93],"in":[36,96,156,183,193],"oscillator.":[38],"Though":[39],"approach":[42],"provides":[43],"fast":[45],"response,":[46],"it":[47],"is":[48,154],"vulnerable":[49],"to":[50,69,120,126,211],"noise":[51,77],"at":[52],"first":[54],"stage":[55],"amplification.":[57],"On":[58],"other":[60],"hand,":[61],"oscillator-based":[63],"scheme":[64,95,103],"requires":[65],"longer":[67],"time":[68],"develop":[70],"digital":[72],"output":[73],"while":[74,112],"achieving":[75,113],"good":[76,124],"immunity.":[78],"This":[79],"article":[80],"proposes":[81],"PUF":[83,152],"circuit":[84],"exploiting":[85],"hybrid":[87],"architecture,":[88],"which":[89],"combines":[90],"oscillator":[98,135],"collapse":[99],"topology.":[100],"proposed":[102],"compensates":[104],"for":[105],"drawbacks":[107],"two":[110],"approaches":[111],"merits":[114],"them,":[116],"i.e.,":[117],"high":[118],"sensitivity":[119],"variation":[122],"and":[123,204],"immunity":[125],"noise.":[127],"supply":[129],"rails":[130],"even-stage":[133],"ring":[134],"(RO)":[136],"are":[137],"alternately":[138],"fed":[139],"from":[140],"diode-based":[142],"threshold-sampling":[143],"block.":[144],"An":[145],"IC":[146],"array":[149],"128":[151],"cells":[153],"fabricated":[155],"40-nm":[157],"CMOS,":[158],"showing":[159],"native":[161],"bit":[162],"error":[163],"rate":[164],"(BER)":[165],"0.027%.":[167],"Processing":[168],"7-b":[170],"temporal":[171],"majority":[172],"voting":[173],"(TMV7)":[174],"3.64%":[177],"masking":[178],"demonstrates":[179],"error-free":[181],"operation":[182],"nominal":[185],"condition.":[186],"It":[187],"shows":[188],"BER":[190],"0.0019%":[192],"worst":[195],"condition":[196],"under":[197],"voltage":[199],"range":[200,207],"0.7\u20131.4":[202],"V":[203],"temperature":[206],"\u221240":[209],"\u00b0C":[210],"125":[212],"\u00b0C.":[213]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}