{"id":"https://openalex.org/W4214879625","doi":"https://doi.org/10.1109/jssc.2022.3151229","title":"Static CMOS Physically Unclonable Function Based on 4T Voltage Divider With 0.6%\u20131.5% Bit Instability at 0.4\u20131.8 V Operation in 180 nm","display_name":"Static CMOS Physically Unclonable Function Based on 4T Voltage Divider With 0.6%\u20131.5% Bit Instability at 0.4\u20131.8 V Operation in 180 nm","publication_year":2022,"publication_date":"2022-03-01","ids":{"openalex":"https://openalex.org/W4214879625","doi":"https://doi.org/10.1109/jssc.2022.3151229"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2022.3151229","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3151229","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051704944","display_name":"Massimo Vatalaro","orcid":"https://orcid.org/0000-0001-8689-4073"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Massimo Vatalaro","raw_affiliation_strings":["Department of Computer Engineering, Modeling, Electronics and Systems Engineering (DIMES), University of Calabria, Rende, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Modeling, Electronics and Systems Engineering (DIMES), University of Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002197998","display_name":"Raffaele De Rose","orcid":"https://orcid.org/0000-0003-1184-1721"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Raffaele De Rose","raw_affiliation_strings":["Department of Computer Engineering, Modeling, Electronics and Systems Engineering (DIMES), University of Calabria, Rende, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Modeling, Electronics and Systems Engineering (DIMES), University of Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016654766","display_name":"Marco Lanuzza","orcid":"https://orcid.org/0000-0002-6480-9218"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Lanuzza","raw_affiliation_strings":["Department of Computer Engineering, Modeling, Electronics and Systems Engineering (DIMES), University of Calabria, Rende, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Modeling, Electronics and Systems Engineering (DIMES), University of Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086668405","display_name":"Felice Crupi","orcid":"https://orcid.org/0000-0002-5011-6621"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Felice Crupi","raw_affiliation_strings":["Department of Computer Engineering, Modeling, Electronics and Systems Engineering (DIMES), University of Calabria, Rende, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Modeling, Electronics and Systems Engineering (DIMES), University of Calabria, Rende, Italy","institution_ids":["https://openalex.org/I45204951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5051704944"],"corresponding_institution_ids":["https://openalex.org/I45204951"],"apc_list":null,"apc_paid":null,"fwci":6.5374,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.97451086,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"57","issue":"8","first_page":"2509","last_page":"2520"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.629343569278717},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5702341198921204},{"id":"https://openalex.org/keywords/voltage-divider","display_name":"Voltage divider","score":0.45440784096717834},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.4423424303531647},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.43725109100341797},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.432982861995697},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41497015953063965},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38577863574028015},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3594970107078552},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3317520320415497},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2773571312427521}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.629343569278717},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5702341198921204},{"id":"https://openalex.org/C49324399","wikidata":"https://www.wikidata.org/wiki/Q466758","display_name":"Voltage divider","level":3,"score":0.45440784096717834},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.4423424303531647},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43725109100341797},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.432982861995697},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41497015953063965},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38577863574028015},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3594970107078552},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3317520320415497},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2773571312427521}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2022.3151229","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3151229","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/15","score":0.4099999964237213,"display_name":"Life in Land"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W609951012","https://openalex.org/W1517403092","https://openalex.org/W2105103777","https://openalex.org/W2120317475","https://openalex.org/W2138874069","https://openalex.org/W2295460135","https://openalex.org/W2502734849","https://openalex.org/W2549479001","https://openalex.org/W2580334840","https://openalex.org/W2594214473","https://openalex.org/W2770486545","https://openalex.org/W2792313743","https://openalex.org/W2794177219","https://openalex.org/W2890844360","https://openalex.org/W2908207594","https://openalex.org/W2979803752","https://openalex.org/W2982058893","https://openalex.org/W2999571526","https://openalex.org/W2999605030","https://openalex.org/W3100351549","https://openalex.org/W3102641775","https://openalex.org/W3134706885","https://openalex.org/W3135413876","https://openalex.org/W3172055360","https://openalex.org/W6650704792","https://openalex.org/W6696982423","https://openalex.org/W6775827921","https://openalex.org/W6825343983"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W4390604093","https://openalex.org/W2150166915","https://openalex.org/W98453623","https://openalex.org/W2340624421","https://openalex.org/W2417422674"],"abstract_inverted_index":{"This":[0,58],"article":[1],"introduces":[2],"a":[3,25,114,145],"novel":[4],"class":[5],"of":[6,48,86,117,148,184,193,201,206],"static":[7],"and":[8,51,110,158,169,195],"monostable":[9],"CMOS":[10],"physically":[11],"unclonable":[12],"functions":[13],"(PUFs)":[14],"for":[15],"hardware":[16],"security":[17],"applications.":[18],"The":[19,43,120],"PUF":[20,122],"bitcell":[21,89,134,214],"is":[22],"based":[23],"on":[24,126],"sub-threshold":[26],"four-transistor":[27],"(4T)":[28],"voltage":[29,45,108],"divider":[30,46],"as":[31,39],"the":[32,40,87,204],"core":[33,90],"block,":[34],"along":[35],"with":[36,98],"an":[37,127],"inverter":[38],"output":[41],"stage.":[42],"4T":[44,88],"consists":[47],"two":[49],"series-connected":[50],"nominally":[52],"identical":[53],"PMOS-only":[54],"two-transistor":[55],"(2T)":[56],"circuits.":[57],"allows":[59],"inherently":[60],"random":[61,96],"bit":[62,146],"generation":[63],"assisted":[64],"by":[65],"mismatch":[66],"while":[67],"also":[68],"ensuring":[69],"inherent":[70],"robustness":[71],"against":[72],"environmental":[73,118],"variations.":[74],"A":[75],"180-nm":[76],"test":[77],"chip":[78],"was":[79,124],"characterized":[80],"to":[81,94,103,164,174],"validate":[82],"our":[83,177],"solution.":[84],"Measurements":[85],"prove":[91],"its":[92],"capability":[93],"generate":[95],"voltages":[97],"high":[99,111],"dispersion":[100],"(i.e.,":[101],"close":[102],"either":[104],"ground":[105],"or":[106],"supply":[107],"levels)":[109],"stability":[112],"across":[113],"wide":[115],"range":[116],"conditions.":[119],"statistical":[121],"performance":[123,181],"evaluated":[125],"<inline-formula":[128],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[129,212],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[130],"<tex-math":[131],"notation=\"LaTeX\">$8\\times32$":[132],"</tex-math></inline-formula>":[133],"array":[135],"without":[136],"applying":[137],"any":[138],"post-silicon":[139],"stability-enhancement":[140],"technique.":[141],"Raw":[142],"measurements":[143],"reveal":[144],"instability":[147],"only":[149],"~0.6%":[150],"at":[151,166,203],"golden":[152],"key":[153],"(GK)":[154],"conditions":[155],"(1.8":[156],"V":[157,168],"25":[159],"\u00b0C),":[160],"which":[161],"increases":[162],"up":[163],"1.5%":[165],"0.4":[167],"room":[170],"temperature.":[171],"When":[172],"compared":[173],"prior":[175],"art,":[176],"solution":[178],"shows":[179],"competitive":[180],"in":[182],"terms":[183],"stability,":[185],"uniqueness":[186],"(mean":[187,197],"normalized":[188,198],"inter-PUF":[189],"Hamming":[190],"distance":[191],"(HD)":[192],"0.493),":[194],"reproducibility":[196],"intra-PUF":[199],"HD":[200],"0.0016),":[202],"cost":[205],"more":[207],"area-hungry":[208],"design":[209],"(~7200-F":[210],"<sup":[211],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[213],"area).":[215]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":4}],"updated_date":"2026-04-15T08:11:43.952461","created_date":"2025-10-10T00:00:00"}