{"id":"https://openalex.org/W4210269761","doi":"https://doi.org/10.1109/jssc.2022.3141802","title":"A 1.24-pJ/b 112-Gb/s (870 Gb/s/Mm) Transceiver for In-Package Links in 7-nm FinFET","display_name":"A 1.24-pJ/b 112-Gb/s (870 Gb/s/Mm) Transceiver for In-Package Links in 7-nm FinFET","publication_year":2022,"publication_date":"2022-01-29","ids":{"openalex":"https://openalex.org/W4210269761","doi":"https://doi.org/10.1109/jssc.2022.3141802"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2022.3141802","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3141802","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009953242","display_name":"Chi Fung Poon","orcid":"https://orcid.org/0000-0001-6839-4331"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chi Fung Poon","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-6839-4331","affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100751243","display_name":"Wenfeng Zhang","orcid":"https://orcid.org/0000-0002-9223-4220"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wenfeng Zhang","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100673132","display_name":"Junho Cho","orcid":"https://orcid.org/0000-0002-6978-8129"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Junho Cho","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101484364","display_name":"Shaojun Ma","orcid":"https://orcid.org/0009-0004-4212-4383"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shaojun Ma","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100692707","display_name":"Yipeng Wang","orcid":"https://orcid.org/0000-0002-4488-0797"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yipeng Wang","raw_affiliation_strings":["Xilinx, Inc., Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., Singapore","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011961584","display_name":"Ying Cao","orcid":"https://orcid.org/0000-0001-5529-0656"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ying Cao","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111137737","display_name":"Asma Laraba","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Asma Laraba","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109457273","display_name":"Eugene Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eugene Ho","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109342019","display_name":"Winson Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Winson Lin","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104271763","display_name":"Daniel Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Zhaoyin Wu","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062451828","display_name":"Kee Hian Tan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kee Hian Tan","raw_affiliation_strings":["Xilinx, Inc., Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx, Inc., Singapore","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023773077","display_name":"Parag Upadhyaya","orcid":"https://orcid.org/0000-0002-4746-3382"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Parag Upadhyaya","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-4746-3382","affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032626468","display_name":"Yohan Frans","orcid":"https://orcid.org/0000-0002-4336-9751"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yohan Frans","raw_affiliation_strings":["Xilinx, Inc., San Jose, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-4336-9751","affiliations":[{"raw_affiliation_string":"Xilinx, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6389,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.82612825,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"57","issue":"4","first_page":"1199","last_page":"1210"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.8581010103225708},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8007779717445374},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7277287244796753},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.7041223645210266},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.5504440665245056},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.5052502751350403},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.48855575919151306},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.46547481417655945},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45403265953063965},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4083389639854431},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36904412508010864},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3450968861579895},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.2655126452445984},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.23748457431793213},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2341187298297882},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22999072074890137},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21506920456886292},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1317949891090393}],"concepts":[{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.8581010103225708},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8007779717445374},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7277287244796753},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.7041223645210266},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.5504440665245056},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5052502751350403},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.48855575919151306},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.46547481417655945},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45403265953063965},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4083389639854431},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36904412508010864},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3450968861579895},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.2655126452445984},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.23748457431793213},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2341187298297882},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22999072074890137},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21506920456886292},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1317949891090393}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2022.3141802","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2022.3141802","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6800000071525574,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2501359309","https://openalex.org/W2767205552","https://openalex.org/W2794384407","https://openalex.org/W2899336955","https://openalex.org/W2900227684","https://openalex.org/W3088502779","https://openalex.org/W3133724345","https://openalex.org/W3135225077","https://openalex.org/W3135438122"],"related_works":["https://openalex.org/W2172955964","https://openalex.org/W2094980854","https://openalex.org/W2007555127","https://openalex.org/W2541483816","https://openalex.org/W2143690760","https://openalex.org/W2197707731","https://openalex.org/W2540233546","https://openalex.org/W2545885563","https://openalex.org/W2519164447","https://openalex.org/W4210269761"],"abstract_inverted_index":{"This":[0],"article":[1],"describes":[2],"the":[3],"design":[4],"of":[5],"a":[6,29,66],"1.24-pJ/b":[7],"112-Gb/s":[8],"PAM4":[9],"transceiver":[10,74,95],"test":[11],"chip":[12],"in":[13],"7-nm":[14],"FinFET":[15],"for":[16],"in-package":[17],"die-to-die":[18],"communication.":[19],"The":[20,46,94],"receiver":[21],"supports":[22],"0\u20131.2-V":[23],"input":[24],"common":[25],"mode":[26],"and":[27,42,55,58,106],"utilizes":[28],"single-stage":[30],"active":[31],"inductor-based":[32],"CMOS":[33,90],"continuous-time":[34],"linear":[35],"equalizer":[36],"(CTLE)":[37],"with":[38],"12":[39],"data":[40],"slicers":[41],"two":[43],"error":[44,97],"slicers.":[45],"quad-rate":[47],"voltage-mode":[48],"transmitter":[49],"implements":[50],"delay-based":[51],"sub-UI":[52],"two-tap":[53],"FFE":[54],"digital":[56],"I/Q":[57],"DCC":[59],"clock":[60,64],"calibration.":[61],"A":[62],"single-phase":[63],"from":[65],"widebandLCphase-locked":[67],"loop":[68],"(PLL)":[69],"is":[70],"distributed":[71],"to":[72],"eight":[73],"channels.":[75],"In":[76],"each":[77],"channel,":[78],"an":[79,88],"injection-locked":[80],"oscillator":[81],"(ILO)":[82],"generates":[83],"eight-phase":[84],"clocks":[85],"that":[86],"feed":[87],"8-bit":[89],"phase":[91],"interpolator":[92],"(PI).":[93],"achieves\u221212bit":[96],"rate":[98],"(BER)":[99],"over":[100,107],"30-mm":[101],"channel":[102,109],"at":[103,110],"106.25":[104],"Gb/s":[105],"20-mm":[108],"112":[111],"Gb/s.":[112]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":5}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}