{"id":"https://openalex.org/W4206832222","doi":"https://doi.org/10.1109/jssc.2021.3137342","title":"A 20 MHz Bandwidth 79 dB SNDR SAR-Assisted Noise-Shaping Pipeline ADC With Gain and Offset Calibrations","display_name":"A 20 MHz Bandwidth 79 dB SNDR SAR-Assisted Noise-Shaping Pipeline ADC With Gain and Offset Calibrations","publication_year":2022,"publication_date":"2022-01-05","ids":{"openalex":"https://openalex.org/W4206832222","doi":"https://doi.org/10.1109/jssc.2021.3137342"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2021.3137342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3137342","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100732248","display_name":"Yanbo Zhang","orcid":"https://orcid.org/0000-0002-7627-488X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]},{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO"],"is_corresponding":true,"raw_author_name":"Yanbo Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macao, China","Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100405990","display_name":"Jin Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]},{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO"],"is_corresponding":false,"raw_author_name":"Jin Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macao, China","Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"]},{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100635138","display_name":"Shubin Liu","orcid":"https://orcid.org/0000-0002-9942-0069"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shubin Liu","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China"],"raw_orcid":"https://orcid.org/0000-0002-9942-0069","affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029968632","display_name":"Ruixue Ding","orcid":"https://orcid.org/0000-0001-9296-535X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruixue Ding","raw_affiliation_strings":["Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China"],"raw_orcid":"https://orcid.org/0000-0001-9296-535X","affiliations":[{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi\u2019an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Shaanxi Key Laboratory of Integrated Circuits and Systems, School of Microelectronics, Xidian University, Xi'an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071933088","display_name":"Yan Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO"],"is_corresponding":false,"raw_author_name":"Yan Zhu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macao, China"],"raw_orcid":"https://orcid.org/0000-0002-8298-3244","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035229843","display_name":"Chi\u2010Hang Chan","orcid":"https://orcid.org/0000-0002-7635-1101"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]}],"countries":["CN","MO"],"is_corresponding":false,"raw_author_name":"Chi-Hang Chan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macao, China"],"raw_orcid":"https://orcid.org/0000-0002-7635-1101","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macao, China","institution_ids":["https://openalex.org/I204512498","https://openalex.org/I4210119392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]}],"countries":["MO","PT"],"is_corresponding":false,"raw_author_name":"Rui P. Martins","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macao","Instituto Superior T\u00e9cnico, Universidade de Lisbon, Lisbon, Portugal"],"raw_orcid":"https://orcid.org/0000-0003-2821-648X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed Signal VLSI, Institute of Microelectronics, University of Macau, Macao","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"Instituto Superior T\u00e9cnico, Universidade de Lisbon, Lisbon, Portugal","institution_ids":["https://openalex.org/I4387152517"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5100732248"],"corresponding_institution_ids":["https://openalex.org/I149594827","https://openalex.org/I204512498","https://openalex.org/I4210119392"],"apc_list":null,"apc_paid":null,"fwci":1.3081,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.7688921,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":"57","issue":"3","first_page":"745","last_page":"756"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.7436437010765076},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.714430570602417},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.5470423102378845},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5399022698402405},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.5069875717163086},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4922083914279938},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4793834984302521},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4767666459083557},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.4642658233642578},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4609636962413788},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.4469809830188751},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4303991496562958},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.4277288615703583},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.4172404110431671},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4169422388076782},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4163270592689514},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24070820212364197},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15906018018722534},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1457662284374237}],"concepts":[{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.7436437010765076},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.714430570602417},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.5470423102378845},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5399022698402405},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.5069875717163086},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4922083914279938},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4793834984302521},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4767666459083557},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.4642658233642578},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4609636962413788},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.4469809830188751},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4303991496562958},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.4277288615703583},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.4172404110431671},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4169422388076782},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4163270592689514},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24070820212364197},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15906018018722534},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1457662284374237},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2021.3137342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3137342","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7300000190734863,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G7289502488","display_name":null,"funder_award_id":"62090040","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W605564925","https://openalex.org/W1526838648","https://openalex.org/W2071087062","https://openalex.org/W2099745999","https://openalex.org/W2164251692","https://openalex.org/W2172010302","https://openalex.org/W2527632290","https://openalex.org/W2593067874","https://openalex.org/W2740728963","https://openalex.org/W2744970705","https://openalex.org/W2795846192","https://openalex.org/W2893150756","https://openalex.org/W2897458229","https://openalex.org/W2904824693","https://openalex.org/W2921260700","https://openalex.org/W2922215933","https://openalex.org/W2976538372","https://openalex.org/W2981058578","https://openalex.org/W2991671942","https://openalex.org/W3083977280","https://openalex.org/W3086509224","https://openalex.org/W3111990642","https://openalex.org/W3133609860","https://openalex.org/W3133975637","https://openalex.org/W3134447919","https://openalex.org/W3135662627","https://openalex.org/W3163569953","https://openalex.org/W3174360675","https://openalex.org/W3174559553","https://openalex.org/W4299973078"],"related_works":["https://openalex.org/W2904640696","https://openalex.org/W2752640128","https://openalex.org/W2278942241","https://openalex.org/W2568520569","https://openalex.org/W4206356469","https://openalex.org/W2345299457","https://openalex.org/W2942561789","https://openalex.org/W2418527074","https://openalex.org/W2997894768","https://openalex.org/W2533361262"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,87,141,146,153,170,182,190,203,209],"second-order":[4],"successive":[5],"approximation":[6],"register":[7],"(SAR)-assisted":[8],"noise-shaping":[9],"(NS)":[10],"pipeline":[11],"analog-to-digital":[12],"converter":[13],"(ADC)":[14],"with":[15,31,102,114,152,181],"optimized":[16,57],"noise":[17,109],"transfer":[18],"function":[19],"(NTF)":[20],"zeros,":[21],"background":[22],"inter-stage":[23],"gain,":[24],"and":[25,55,72,91,105,175,207],"offset":[26,132],"calibrations.":[27],"The":[28],"NS,":[29],"realized":[30],"an":[32],"error-feedback":[33],"(EF)":[34],"structure,":[35],"takes":[36],"place":[37],"in":[38,161],"the":[39,43,53,56,61,77,81,95,122,125,131,135,165],"second":[40],"stage":[41],"of":[42,60,124,157,186,195,217],"pipeline.":[44],"A":[45,111],"single":[46,142],"amplifier,":[47],"utilized":[48],"for":[49,68,80],"residue":[50,69],"handover,":[51],"realizes":[52],"EF":[54,62,82],"zeros.":[58],"Copies":[59],"capacitors":[63],"allow":[64],"their":[65],"rotation":[66],"role":[67],"saving,":[70],"feedback,":[71],"sampling":[73,173],"operations,":[74],"thus":[75,144],"omitting":[76],"extra":[78],"phase":[79],"operation.":[83],"While":[84],"further":[85],"incorporating":[86],"coarse":[88],"SAR":[89],"ADC":[90,166],"partial":[92],"interleaving":[93],"techniques,":[94],"prototype":[96,167],"can":[97],"run":[98],"at":[99,169,202],"high":[100],"speed":[101,156],"low":[103],"power":[104,201],"strong":[106],"in-":[107],"band":[108],"suppression.":[110],"split-over-time":[112],"architecture":[113,151],"level-shift-based":[115],"gain":[116],"calibration":[117],"is":[118],"introduced":[119],"to":[120],"ensure":[121],"robustness":[123],"ADC,":[126],"whose":[127],"hardware":[128],"also":[129,139],"facilitates":[130],"calibration.":[133],"Besides,":[134],"split":[136],"second-stage":[137],"ADCs":[138],"share":[140],"comparator,":[143],"enabling":[145],"mismatch":[147],"error":[148],"insensitive":[149],"split-ADC":[150],"fast":[154],"convergence":[155],"4000":[158],"cycles.":[159],"Fabricated":[160],"28":[162],"nm":[163],"CMOS,":[164],"runs":[168],"260":[171],"MHz":[172,178],"rate":[174],"retains":[176],"20":[177],"bandwidth":[179],"(BW)":[180],"signal-to-noise-and-distortion":[183],"ratio":[184,193],"(SNDR)":[185],"79.1":[187],"dB":[188],"under":[189],"small":[191],"over-sampling":[192],"(OSR)":[194],"6.5.":[196],"It":[197],"consumes":[198],"3.1":[199],"mW":[200],"1":[204],"V":[205],"supply":[206],"yields":[208],"Schreier":[210],"figure-of-merit":[211],"(FoM":[212],"<sub":[213],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[214],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">S</sub>":[215],")":[216],"177.2":[218],"dB.":[219]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":3}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}