{"id":"https://openalex.org/W3212243158","doi":"https://doi.org/10.1109/jssc.2021.3123386","title":"A Fractional-N Digitally Intensive PLL Achieving 428-fs Jitter and &lt;\u221254-dBc Spurs Under 50-mVpp Supply Ripple","display_name":"A Fractional-N Digitally Intensive PLL Achieving 428-fs Jitter and &lt;\u221254-dBc Spurs Under 50-mVpp Supply Ripple","publication_year":2021,"publication_date":"2021-11-13","ids":{"openalex":"https://openalex.org/W3212243158","doi":"https://doi.org/10.1109/jssc.2021.3123386","mag":"3212243158"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2021.3123386","is_oa":true,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3123386","pdf_url":"https://ieeexplore.ieee.org/ielx7/4/9781662/09612718.pdf","source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://ieeexplore.ieee.org/ielx7/4/9781662/09612718.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101753000","display_name":"Yue Chen","orcid":"https://orcid.org/0000-0001-8337-9367"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Yue Chen","raw_affiliation_strings":["Department of Microelectronics, Delft University of Technology, Delft, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0001-8337-9367","affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083043131","display_name":"Jiang Gong","orcid":"https://orcid.org/0000-0001-6174-8176"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Jiang Gong","raw_affiliation_strings":["Department of Quantum and Computer Engineering, Delft University of Technology, Delft, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0001-6174-8176","affiliations":[{"raw_affiliation_string":"Department of Quantum and Computer Engineering, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027017637","display_name":"Robert Bogdan Staszewski","orcid":"https://orcid.org/0000-0001-9848-1129"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]},{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["IE","NL"],"is_corresponding":false,"raw_author_name":"Robert Bogdan Staszewski","raw_affiliation_strings":["Department of Microelectronics, Delft University of Technology, Delft, The Netherlands","School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland"],"raw_orcid":"https://orcid.org/0000-0001-9848-1129","affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038559388","display_name":"Masoud Babaie","orcid":"https://orcid.org/0000-0001-7635-5324"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Masoud Babaie","raw_affiliation_strings":["Department of Microelectronics, Delft University of Technology, Delft, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0001-7635-5324","affiliations":[{"raw_affiliation_string":"Department of Microelectronics, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1802,"has_fulltext":true,"cited_by_count":24,"citation_normalized_percentile":{"value":0.78513263,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"57","issue":"6","first_page":"1749","last_page":"1764"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ripple","display_name":"Ripple","score":0.7379429340362549},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6200470328330994},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6107566356658936},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.5293881297111511},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.47654658555984497},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46120280027389526},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.44761237502098083},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.42238807678222656},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4152308702468872},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4080049395561218},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.394221693277359},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.39114701747894287},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.37235721945762634},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.356332927942276},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3481121361255646},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33768731355667114},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2377670407295227}],"concepts":[{"id":"https://openalex.org/C2779599953","wikidata":"https://www.wikidata.org/wiki/Q1776117","display_name":"Ripple","level":3,"score":0.7379429340362549},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6200470328330994},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6107566356658936},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.5293881297111511},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.47654658555984497},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46120280027389526},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.44761237502098083},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.42238807678222656},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4152308702468872},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4080049395561218},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.394221693277359},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.39114701747894287},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.37235721945762634},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.356332927942276},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3481121361255646},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33768731355667114},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2377670407295227},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2021.3123386","is_oa":true,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3123386","pdf_url":"https://ieeexplore.ieee.org/ielx7/4/9781662/09612718.pdf","source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:tudelft.nl:uuid:a3c2878c-c4df-4865-8fb5-9351d0929478","is_oa":false,"landing_page_url":"http://resolver.tudelft.nl/uuid:a3c2878c-c4df-4865-8fb5-9351d0929478","pdf_url":null,"source":{"id":"https://openalex.org/S4306400906","display_name":"Research Repository (Delft University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98358874","host_organization_name":"Delft University of Technology","host_organization_lineage":["https://openalex.org/I98358874"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"journal article"}],"best_oa_location":{"id":"doi:10.1109/jssc.2021.3123386","is_oa":true,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3123386","pdf_url":"https://ieeexplore.ieee.org/ielx7/4/9781662/09612718.pdf","source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2977095993","display_name":null,"funder_award_id":"17303","funder_id":"https://openalex.org/F4320321800","funder_display_name":"Nederlandse Organisatie voor Wetenschappelijk Onderzoek"},{"id":"https://openalex.org/G655682875","display_name":null,"funder_award_id":"13598","funder_id":"https://openalex.org/F4320321800","funder_display_name":"Nederlandse Organisatie voor Wetenschappelijk Onderzoek"}],"funders":[{"id":"https://openalex.org/F4320321012","display_name":"Technische Universiteit Delft","ror":"https://ror.org/02e2c7k09"},{"id":"https://openalex.org/F4320321800","display_name":"Nederlandse Organisatie voor Wetenschappelijk Onderzoek","ror":"https://ror.org/04jsz6e67"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3212243158.pdf","grobid_xml":"https://content.openalex.org/works/W3212243158.grobid-xml"},"referenced_works_count":55,"referenced_works":["https://openalex.org/W1571758417","https://openalex.org/W1985042756","https://openalex.org/W1985765219","https://openalex.org/W1994184480","https://openalex.org/W2022512492","https://openalex.org/W2030409824","https://openalex.org/W2033675564","https://openalex.org/W2054933520","https://openalex.org/W2071703043","https://openalex.org/W2098176360","https://openalex.org/W2099432139","https://openalex.org/W2101004723","https://openalex.org/W2102596261","https://openalex.org/W2102650020","https://openalex.org/W2103090267","https://openalex.org/W2113415825","https://openalex.org/W2118616136","https://openalex.org/W2120500930","https://openalex.org/W2127624169","https://openalex.org/W2139625690","https://openalex.org/W2160829086","https://openalex.org/W2172018329","https://openalex.org/W2180015290","https://openalex.org/W2288286056","https://openalex.org/W2288499521","https://openalex.org/W2288752606","https://openalex.org/W2291959676","https://openalex.org/W2468148494","https://openalex.org/W2516063142","https://openalex.org/W2519022190","https://openalex.org/W2522346209","https://openalex.org/W2534256281","https://openalex.org/W2573263734","https://openalex.org/W2588789014","https://openalex.org/W2743479810","https://openalex.org/W2772357010","https://openalex.org/W2790703790","https://openalex.org/W2791440917","https://openalex.org/W2806998864","https://openalex.org/W2883609246","https://openalex.org/W2896941250","https://openalex.org/W2901368319","https://openalex.org/W2962846423","https://openalex.org/W2975185022","https://openalex.org/W2990700108","https://openalex.org/W3015425606","https://openalex.org/W3025307754","https://openalex.org/W3047956287","https://openalex.org/W3083312304","https://openalex.org/W3094824205","https://openalex.org/W3120251947","https://openalex.org/W3134627429","https://openalex.org/W3135783513","https://openalex.org/W3135892526","https://openalex.org/W3184923034"],"related_works":["https://openalex.org/W2540832666","https://openalex.org/W4286579627","https://openalex.org/W1851259350","https://openalex.org/W2139484866","https://openalex.org/W272184114","https://openalex.org/W2117747481","https://openalex.org/W2394282069","https://openalex.org/W2971609434","https://openalex.org/W2141726610","https://openalex.org/W4281672152"],"abstract_inverted_index":{"In":[0],"this":[1],"article,":[2],"we":[3],"present":[4],"a":[5,27,33,37,79,94,102,114,122,132,139,191],"4.5\u20135.1-GHz":[6],"fractional-":[7],"<inline-formula":[8,47],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[9,48,201],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[10,49],"<tex-math":[11,50],"notation=\"LaTeX\">$N$":[12],"</tex-math></inline-formula>":[13,52],"digitally":[14],"intensive":[15],"phase-locked":[16],"loop":[17,84,160],"(DPLL)":[18],"capable":[19],"of":[20,26,43,66,86,92,101,159,172,197],"maintaining":[21],"its":[22,44,67],"performance":[23,171],"in":[24,163],"face":[25],"large":[28],"supply":[29,61,87,195],"ripple,":[30],"thus":[31],"enabling":[32],"direct":[34],"connection":[35],"to":[36,130,147,154,190],"switched-mode":[38],"dc\u2013dc":[39],"converter.":[40],"Supply":[41],"pushing":[42],"inductor\u2013capacitor":[45],"(":[46],"notation=\"LaTeX\">$LC$":[51],")":[53],"oscillator":[54],"is":[55,76,118],"suppressed":[56],"by":[57,78,121,207],"properly":[58],"replicating":[59],"the":[60,64,72,109,149,155,166,170],"ripple":[62,141,196],"onto":[63],"gate":[65],"tail":[68],"current":[69,103],"transistor,":[70],"while":[71,183],"optimum":[73],"replication":[74],"gain":[75],"determined":[77],"new":[80],"on-":[81],"chip":[82],"calibration":[83],"tolerant":[85],"variations.":[88],"A":[89],"proposed":[90],"configuration":[91],"cascading":[93],"supply-insensitive":[95],"slope":[96],"generator":[97],"with":[98],"an":[99],"output":[100],"digital-to-analog":[104],"converter":[105,128],"(DAC)":[106],"linearly":[107],"converts":[108],"phase":[110,134,150],"error":[111,151],"timing":[112],"into":[113],"corresponding":[115],"voltage,":[116],"which":[117],"then":[119],"quantized":[120],"successive":[123],"approximation":[124],"register":[125],"(SAR)":[126],"analog-to-digital":[127],"(ADC)":[129],"generate":[131],"digital":[133],"error.":[135],"We":[136],"also":[137],"introduce":[138],"low-power":[140],"pattern":[142],"estimation":[143],"and":[144,179,187],"cancellation":[145],"algorithm":[146],"remove":[148],"component":[152],"due":[153],"supply-induced":[156],"delay":[157],"variations":[158],"components.":[161],"Implemented":[162],"40-nm":[164],"CMOS,":[165],"DPLL":[167],"prototype":[168],"achieves":[169],"428-fs":[173],"rms":[174],"jitter,":[175],"<\u221255-dBc":[176],"fractional":[177],"spur,":[178],"<\u221254-dBc":[180],"maximum":[181],"spur":[182],"consuming":[184],"3.25":[185],"mW":[186],"being":[188],"subjugated":[189],"sinusoidal":[192],"or":[193,210],"sawtooth":[194],"50":[198],"mV":[199],"<sub":[200],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">pp</sub>":[202],"at":[203],"50-MHz":[204],"reference":[205],"divided":[206],"3,":[208],"6,":[209],"12.":[211]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}