{"id":"https://openalex.org/W3207233952","doi":"https://doi.org/10.1109/jssc.2021.3114006","title":"A Deep-Subthreshold Variation-Aware 0.2-V Open-Loop VCO-Based ADC","display_name":"A Deep-Subthreshold Variation-Aware 0.2-V Open-Loop VCO-Based ADC","publication_year":2021,"publication_date":"2021-10-13","ids":{"openalex":"https://openalex.org/W3207233952","doi":"https://doi.org/10.1109/jssc.2021.3114006","mag":"3207233952"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2021.3114006","is_oa":true,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3114006","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/jssc.2021.3114006","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100625774","display_name":"Viet Nguyen","orcid":"https://orcid.org/0000-0003-2883-3883"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Viet Nguyen","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland"],"raw_orcid":"https://orcid.org/0000-0003-2883-3883","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028370426","display_name":"Filippo Schembari","orcid":"https://orcid.org/0000-0001-6093-8269"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]},{"id":"https://openalex.org/I4210154278","display_name":"Institute of Biomedical Technologies","ror":"https://ror.org/04ehykb85","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210154278","https://openalex.org/I4210155236"]}],"countries":["IE","IT"],"is_corresponding":false,"raw_author_name":"Filippo Schembari","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland","Huawei Technologies, Segrate, Italy"],"raw_orcid":"https://orcid.org/0000-0001-6093-8269","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"Huawei Technologies, Segrate, Italy","institution_ids":["https://openalex.org/I4210154278"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027017637","display_name":"Robert Bogdan Staszewski","orcid":"https://orcid.org/0000-0001-9848-1129"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Robert Bogdan Staszewski","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland"],"raw_orcid":"https://orcid.org/0000-0001-9848-1129","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100625774"],"corresponding_institution_ids":["https://openalex.org/I100930933"],"apc_list":null,"apc_paid":null,"fwci":1.8673,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.84837309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"57","issue":"6","first_page":"1684","last_page":"1699"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.7809776067733765},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.5620002150535583},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5320331454277039},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4782763421535492},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4450984597206116},{"id":"https://openalex.org/keywords/linearization","display_name":"Linearization","score":0.44288355112075806},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4414653778076172},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3619605302810669},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3376455307006836},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3162822425365448},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2953353226184845}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.7809776067733765},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.5620002150535583},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5320331454277039},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4782763421535492},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4450984597206116},{"id":"https://openalex.org/C11210021","wikidata":"https://www.wikidata.org/wiki/Q1520713","display_name":"Linearization","level":3,"score":0.44288355112075806},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4414653778076172},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3619605302810669},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3376455307006836},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3162822425365448},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2953353226184845},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2021.3114006","is_oa":true,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3114006","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/jssc.2021.3114006","is_oa":true,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3114006","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G3579463083","display_name":null,"funder_award_id":"747585","funder_id":"https://openalex.org/F4320338438","funder_display_name":"HORIZON EUROPE Marie Sklodowska-Curie Actions"},{"id":"https://openalex.org/G5906654117","display_name":null,"funder_award_id":"14/RP/I2921","funder_id":"https://openalex.org/F4320320847","funder_display_name":"Science Foundation Ireland"}],"funders":[{"id":"https://openalex.org/F4320320847","display_name":"Science Foundation Ireland","ror":"https://ror.org/0271asj38"},{"id":"https://openalex.org/F4320338438","display_name":"HORIZON EUROPE Marie Sklodowska-Curie Actions","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":54,"referenced_works":["https://openalex.org/W1579034116","https://openalex.org/W1621379163","https://openalex.org/W1974982221","https://openalex.org/W1989043209","https://openalex.org/W2010716559","https://openalex.org/W2015917466","https://openalex.org/W2017216250","https://openalex.org/W2027981717","https://openalex.org/W2055770207","https://openalex.org/W2097424531","https://openalex.org/W2102388997","https://openalex.org/W2110815580","https://openalex.org/W2111903885","https://openalex.org/W2112414127","https://openalex.org/W2116191837","https://openalex.org/W2132675910","https://openalex.org/W2133256259","https://openalex.org/W2147539712","https://openalex.org/W2151755711","https://openalex.org/W2153293882","https://openalex.org/W2261105975","https://openalex.org/W2284459768","https://openalex.org/W2508947349","https://openalex.org/W2518173922","https://openalex.org/W2551738342","https://openalex.org/W2567171447","https://openalex.org/W2607077465","https://openalex.org/W2611346865","https://openalex.org/W2747618711","https://openalex.org/W2791301115","https://openalex.org/W2796212325","https://openalex.org/W2810207282","https://openalex.org/W2894668784","https://openalex.org/W2897883690","https://openalex.org/W2898970916","https://openalex.org/W2906598608","https://openalex.org/W2908594358","https://openalex.org/W2908635805","https://openalex.org/W2911188031","https://openalex.org/W2912871978","https://openalex.org/W2916345759","https://openalex.org/W2924141413","https://openalex.org/W2972245073","https://openalex.org/W2989866381","https://openalex.org/W2998623572","https://openalex.org/W3004391817","https://openalex.org/W3004807137","https://openalex.org/W3009792919","https://openalex.org/W3015432021","https://openalex.org/W3020714078","https://openalex.org/W3042749491","https://openalex.org/W3156200879","https://openalex.org/W3163634037","https://openalex.org/W3165882939"],"related_works":["https://openalex.org/W2135927294","https://openalex.org/W2070109416","https://openalex.org/W1523213765","https://openalex.org/W2040399070","https://openalex.org/W2388316590","https://openalex.org/W2036729721","https://openalex.org/W4388486464","https://openalex.org/W2380576078","https://openalex.org/W1971842288","https://openalex.org/W2551738342"],"abstract_inverted_index":{"This":[0,22],"article":[1],"demonstrates":[2],"the":[3,25,153,165],"potential":[4],"of":[5,17,29,84,100,107,120,167],"deep-subthreshold":[6,169],"mixed-signal":[7],"circuits":[8],"in":[9,92,139],"delivering":[10],"medium-to-high":[11],"performance":[12],"to":[13,104],"supply-constrained,":[14],"energy-harvesting":[15],"Internet":[16],"Things":[18],"(IoT)":[19],"sensing":[20],"applications.":[21],"effort":[23],"encapsulates":[24],"design":[26],"and":[27,57,66,76,95,126,142,149,161],"implementation":[28],"an":[30,105,117],"ultra-low-voltage":[31],"(ULV)":[32],"0.2-V":[33],"open-loop":[34,170],"VCO-based":[35],"analog-to-digital":[36],"converter":[37],"(ADC).":[38],"A":[39],"replica":[40],"VCO":[41,44],"facilitates":[42],"variation-aware":[43,168],"analog":[45,64],"linearization.":[46],"Analog":[47],"phase-domain":[48],"signal":[49],"processing":[50],"(APSP)":[51],"techniques":[52],"for":[53],"beat-frequency":[54],"extraction,":[55],"phase-interpolation,":[56],"phase-folding":[58],"relax":[59],"constraints":[60],"on":[61],"both":[62],"voltage-to-frequency":[63],"circuitry":[65],"frequency-to-digital":[67,73],"synchronous":[68],"digital":[69,78],"hardware.":[70],"High-speed":[71],"multi-phase":[72],"converters":[74],"(FDCs)":[75],"multi-rate":[77],"back-end":[79],"enable":[80],"a":[81,97,140],"sampling":[82],"speed":[83],"35":[85],"MS/s.":[86],"The":[87,113],"ADC":[88,114],"prototype":[89],"is":[90],"implemented":[91],"28-nm":[93],"CMOS":[94],"achieves":[96],"peak":[98],"SNDR":[99],"64.4/59.9":[101],"dB,":[102],"equivalent":[103],"ENOB":[106],"10.4/9.7":[108],"over":[109],"80-/160-kHz":[110],"bandwidth":[111],"(BW).":[112],"core":[115],"occupies":[116],"active":[118],"area":[119],"0.12":[121],"mm":[122],"<sup":[123],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[124,130],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[125],"consumes":[127],"15.9":[128],"<inline-formula":[129],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[131],"<tex-math":[132],"notation=\"LaTeX\">$\\mu":[133],"\\text":[134],"{W}$":[135],"</tex-math></inline-formula>":[136],",":[137],"resulting":[138],"Walden":[141],"Schreier":[143],"FoM":[144],"of,":[145],"respectively,":[146],"73.3/61.5":[147],"fJ/c-s":[148],"161.4/159.9":[150],"dB":[151],"at":[152],"corresponding":[154],"BW":[155],"configurations.":[156],"Measurements":[157],"across":[158],"multiple":[159],"ICs":[160],"supply":[162],"voltages":[163],"consolidate":[164],"value":[166],"ADCs.":[171]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":8}],"updated_date":"2026-04-29T09:16:38.111599","created_date":"2025-10-10T00:00:00"}