{"id":"https://openalex.org/W3199544981","doi":"https://doi.org/10.1109/jssc.2021.3108578","title":"A CMOS Dual-Mode Brain-Computer Interface Chipset With 2-mV Precision Time-Based Charge Balancing and Stimulation-Side Artifact Suppression","display_name":"A CMOS Dual-Mode Brain-Computer Interface Chipset With 2-mV Precision Time-Based Charge Balancing and Stimulation-Side Artifact Suppression","publication_year":2021,"publication_date":"2021-09-10","ids":{"openalex":"https://openalex.org/W3199544981","doi":"https://doi.org/10.1109/jssc.2021.3108578","mag":"3199544981"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2021.3108578","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3108578","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090113019","display_name":"Haoran Pu","orcid":"https://orcid.org/0000-0002-6787-5907"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Haoran Pu","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Nanoscale Communication Integrated Circuits Labs, Center for Pervasive Communications and Computing, University of California at Irvine, Irvine, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-6787-5907","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Nanoscale Communication Integrated Circuits Labs, Center for Pervasive Communications and Computing, University of California at Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057864512","display_name":"Omid Malekzadeh-Arasteh","orcid":"https://orcid.org/0000-0003-2481-7077"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Omid Malekzadeh-Arasteh","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Nanoscale Communication Integrated Circuits Labs, Center for Pervasive Communications and Computing, University of California at Irvine, Irvine, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-2481-7077","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Nanoscale Communication Integrated Circuits Labs, Center for Pervasive Communications and Computing, University of California at Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005882503","display_name":"Ahmad Reza Danesh","orcid":"https://orcid.org/0000-0001-5462-0289"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ahmad Reza Danesh","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Nanoscale Communication Integrated Circuits Labs, Center for Pervasive Communications and Computing, University of California at Irvine, Irvine, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-5462-0289","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Nanoscale Communication Integrated Circuits Labs, Center for Pervasive Communications and Computing, University of California at Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059296116","display_name":"Zoran Nenadi\u0107","orcid":"https://orcid.org/0000-0001-5569-3797"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zoran Nenadic","raw_affiliation_strings":["Department of Biomedical Engineering, University of California at Irvine, Irvine, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-5569-3797","affiliations":[{"raw_affiliation_string":"Department of Biomedical Engineering, University of California at Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103764425","display_name":"An H.","orcid":null},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"An H. Do","raw_affiliation_strings":["Department of Neurology, University of California at Irvine, Irvine, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Neurology, University of California at Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005519078","display_name":"Payam Heydari","orcid":"https://orcid.org/0000-0002-1008-1559"},"institutions":[{"id":"https://openalex.org/I204250578","display_name":"University of California, Irvine","ror":"https://ror.org/04gyf1771","country_code":"US","type":"education","lineage":["https://openalex.org/I204250578"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Payam Heydari","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Nanoscale Communication Integrated Circuits Labs, Center for Pervasive Communications and Computing, University of California at Irvine, Irvine, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-1008-1559","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Nanoscale Communication Integrated Circuits Labs, Center for Pervasive Communications and Computing, University of California at Irvine, Irvine, CA, USA","institution_ids":["https://openalex.org/I204250578"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5090113019"],"corresponding_institution_ids":["https://openalex.org/I204250578"],"apc_list":null,"apc_paid":null,"fwci":4.763,"has_fulltext":false,"cited_by_count":64,"citation_normalized_percentile":{"value":0.96217996,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":"57","issue":"6","first_page":"1824","last_page":"1840"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},"topics":[{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10429","display_name":"EEG and Brain-Computer Interfaces","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chipset","display_name":"Chipset","score":0.8494226336479187},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6557873487472534},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5061537623405457},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4543721675872803},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.44626516103744507},{"id":"https://openalex.org/keywords/brain\u2013computer-interface","display_name":"Brain\u2013computer interface","score":0.4374777674674988},{"id":"https://openalex.org/keywords/data-acquisition","display_name":"Data acquisition","score":0.4313181936740875},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.41936880350112915},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4020286798477173},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3777545094490051},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37461215257644653},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.35866671800613403},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.21895581483840942}],"concepts":[{"id":"https://openalex.org/C73431340","wikidata":"https://www.wikidata.org/wiki/Q182656","display_name":"Chipset","level":3,"score":0.8494226336479187},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6557873487472534},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5061537623405457},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4543721675872803},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.44626516103744507},{"id":"https://openalex.org/C173201364","wikidata":"https://www.wikidata.org/wiki/Q897410","display_name":"Brain\u2013computer interface","level":3,"score":0.4374777674674988},{"id":"https://openalex.org/C163985040","wikidata":"https://www.wikidata.org/wiki/Q1172399","display_name":"Data acquisition","level":2,"score":0.4313181936740875},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.41936880350112915},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4020286798477173},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3777545094490051},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37461215257644653},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.35866671800613403},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.21895581483840942},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C522805319","wikidata":"https://www.wikidata.org/wiki/Q179965","display_name":"Electroencephalography","level":2,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0},{"id":"https://openalex.org/C118552586","wikidata":"https://www.wikidata.org/wiki/Q7867","display_name":"Psychiatry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2021.3108578","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3108578","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5}],"awards":[{"id":"https://openalex.org/G976619516","display_name":null,"funder_award_id":"1646275","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":54,"referenced_works":["https://openalex.org/W1536945048","https://openalex.org/W1958052422","https://openalex.org/W1971046436","https://openalex.org/W1981148562","https://openalex.org/W1981937980","https://openalex.org/W2001073594","https://openalex.org/W2003444784","https://openalex.org/W2008917039","https://openalex.org/W2024403501","https://openalex.org/W2043543737","https://openalex.org/W2046820813","https://openalex.org/W2061316187","https://openalex.org/W2061324080","https://openalex.org/W2089968187","https://openalex.org/W2090475450","https://openalex.org/W2099096371","https://openalex.org/W2112611349","https://openalex.org/W2148483191","https://openalex.org/W2151411838","https://openalex.org/W2153787766","https://openalex.org/W2160783467","https://openalex.org/W2163571879","https://openalex.org/W2319514052","https://openalex.org/W2406533156","https://openalex.org/W2476396910","https://openalex.org/W2563408576","https://openalex.org/W2576096922","https://openalex.org/W2612430951","https://openalex.org/W2734455047","https://openalex.org/W2742939082","https://openalex.org/W2767011766","https://openalex.org/W2790249714","https://openalex.org/W2804781280","https://openalex.org/W2890191974","https://openalex.org/W2895657148","https://openalex.org/W2896520547","https://openalex.org/W2906335399","https://openalex.org/W2945950498","https://openalex.org/W2967572134","https://openalex.org/W2997045467","https://openalex.org/W2997563151","https://openalex.org/W3005502734","https://openalex.org/W3012712291","https://openalex.org/W3016136396","https://openalex.org/W3016738563","https://openalex.org/W3025369647","https://openalex.org/W3025507103","https://openalex.org/W3047193243","https://openalex.org/W3111010507","https://openalex.org/W3134834538","https://openalex.org/W3135551580","https://openalex.org/W3159100214","https://openalex.org/W3163651634","https://openalex.org/W4245212981"],"related_works":["https://openalex.org/W2361454123","https://openalex.org/W2385247776","https://openalex.org/W2106546050","https://openalex.org/W2100196563","https://openalex.org/W2127916158","https://openalex.org/W2382142327","https://openalex.org/W2977359002","https://openalex.org/W2598933208","https://openalex.org/W2532282409","https://openalex.org/W2386515908"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,34,46,99,106,111,173,190],"multipolar":[4,133],"neural":[5,9],"stimulation":[6,22,38,146],"and":[7,110,123,161,188],"mixed-signal":[8,112],"data":[10],"acquisition":[11],"(DAQ)":[12],"chipset":[13,179],"for":[14,89,118],"fully":[15],"implantable":[16],"bi-directional":[17,175],"brain\u2013computer":[18],"interfaces":[19],"(BD-BCIs).":[20],"The":[21,95,177],"system":[23,97],"employs":[24],"four":[25],"40":[26],"V":[27],"compliant":[28],"current-stimulators,":[29],"each":[30],"capable":[31],"of":[32,84,105,131,168],"sourcing/sinking":[33],"maximum":[35],"12.75":[36],"mA":[37],"current,":[39],"connected":[40],"to":[41,60,143,150,195],"16":[42],"output":[43],"channels":[44],"through":[45],"high-voltage":[47],"(HV)":[48],"switch":[49],"fabric.":[50],"A":[51],"novel":[52],"time-based":[53],"charge":[54,77,86],"balancing":[55,78,87],"(TBCB)":[56],"technique":[57,92],"is":[58,93,141,180],"introduced":[59],"reduce":[61],"the":[62,66,70,85,90,129,132,156,164,169,196],"residual":[63],"voltage":[64],"on":[65],"electrode-electrolyte":[67],"interface":[68],"during":[69],"inter-pulse":[71],"time":[72],"interval,":[73],"achieving":[74],"2":[75],"mV":[76],"precision.":[79],"Additionally,":[80],"an":[81,183],"analytical":[82],"study":[83],"accuracy":[88],"proposed":[91],"provided.":[94],"recording":[96,157,170],"incorporates":[98],"dual-mode":[100],"DAQ":[101],"architecture":[102],"that":[103],"consists":[104],"32-element":[107],"front-end":[108],"array":[109],"back-end":[113],"including":[114],"analog-to-digital":[115],"converters":[116],"(ADCs)":[117],"both":[119],"training":[120],"(i.e.,":[121,125],"full-band)":[122],"decoding":[124],"baseband)":[126],"operations.":[127],"Leveraging":[128],"flexibility":[130],"operation,":[134],"stimulation-side":[135],"contour":[136],"shaping":[137],"(SSCS)":[138],"artifact":[139],"cancellation":[140],"adopted":[142],"significantly":[144],"suppress":[145],"artifacts":[147],"by":[148],"up":[149],"45":[151],"dB.":[152],"SSCS":[153],"method":[154],"prevents":[155],"front-ends":[158],"from":[159],"saturation":[160],"greatly":[162],"relaxes":[163],"dynamic":[165],"range":[166],"requirement":[167],"system,":[171],"enabling":[172],"truly":[174],"operation.":[176],"prototype":[178],"fabricated":[181],"in":[182],"HV":[184],"180-nm":[185],"CMOS":[186],"process":[187],"demonstrates":[189],"significant":[191],"performance":[192],"improvement":[193],"compared":[194],"prior":[197],"art.":[198]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":16},{"year":2024,"cited_by_count":17},{"year":2023,"cited_by_count":21},{"year":2022,"cited_by_count":8}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}