{"id":"https://openalex.org/W3177367267","doi":"https://doi.org/10.1109/jssc.2021.3092759","title":"\u00b1CIM SRAM for Signed In-Memory Broad-Purpose Computing From DSP to Neural Processing","display_name":"\u00b1CIM SRAM for Signed In-Memory Broad-Purpose Computing From DSP to Neural Processing","publication_year":2021,"publication_date":"2021-07-12","ids":{"openalex":"https://openalex.org/W3177367267","doi":"https://doi.org/10.1109/jssc.2021.3092759","mag":"3177367267"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2021.3092759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3092759","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101620795","display_name":"Saurabh Jain","orcid":"https://orcid.org/0000-0002-2724-940X"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]},{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN","SG"],"is_corresponding":true,"raw_author_name":"Saurabh Jain","raw_affiliation_strings":["Department of Electrical and Computer Engineering (ECE), National University of Singapore, Singapore","Processor Architecture Research Lab, Intel Labs, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering (ECE), National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"Processor Architecture Research Lab, Intel Labs, Bengaluru, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021091015","display_name":"Longyang Lin","orcid":"https://orcid.org/0000-0002-4702-737X"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Longyang Lin","raw_affiliation_strings":["School of Microelectronics, Southern University of Science and Technology, Shenzhen, China","School of Microelectronics Southern University of Science and technology,Shenzhen,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Southern University of Science and Technology, Shenzhen, China","institution_ids":["https://openalex.org/I3045169105"]},{"raw_affiliation_string":"School of Microelectronics Southern University of Science and technology,Shenzhen,China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052037141","display_name":"Massimo Alioto","orcid":"https://orcid.org/0000-0002-4127-8258"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Massimo Alioto","raw_affiliation_strings":["Department of Electrical and Computer Engineering (ECE), National University of Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering (ECE), National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101620795"],"corresponding_institution_ids":["https://openalex.org/I165932596","https://openalex.org/I4210146682"],"apc_list":null,"apc_paid":null,"fwci":0.1012,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.42226446,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"56","issue":"10","first_page":"2981","last_page":"2992"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7775924205780029},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5935600399971008},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4982595443725586},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.47915858030319214},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38453832268714905}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7775924205780029},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5935600399971008},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4982595443725586},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47915858030319214},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38453832268714905}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/jssc.2021.3092759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3092759","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},{"id":"pmh:oai:scholarbank.nus.edu.sg:10635/192151","is_oa":false,"landing_page_url":"https://scholarbank.nus.edu.sg/handle/10635/192151","pdf_url":null,"source":{"id":"https://openalex.org/S7407052290","display_name":"National University of Singapore","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Elements","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W2101004723","https://openalex.org/W2111186324","https://openalex.org/W2125485792","https://openalex.org/W2289252105","https://openalex.org/W2524971917","https://openalex.org/W2580425382","https://openalex.org/W2593197369","https://openalex.org/W2759765602","https://openalex.org/W2792893539","https://openalex.org/W2899481200","https://openalex.org/W2899641901","https://openalex.org/W2920326572","https://openalex.org/W2921013323","https://openalex.org/W2922487710","https://openalex.org/W2945146780","https://openalex.org/W2976137532","https://openalex.org/W2997481719","https://openalex.org/W3016247007","https://openalex.org/W3017968097","https://openalex.org/W3042167762","https://openalex.org/W3091813699","https://openalex.org/W3097655915","https://openalex.org/W3110520889","https://openalex.org/W4232909776","https://openalex.org/W4240528212","https://openalex.org/W6681854095","https://openalex.org/W6727867346","https://openalex.org/W6734592959","https://openalex.org/W6748877789","https://openalex.org/W6748967906","https://openalex.org/W6750491093","https://openalex.org/W6760379384","https://openalex.org/W6775788069","https://openalex.org/W6791211223"],"related_works":["https://openalex.org/W3091813699","https://openalex.org/W3010932008","https://openalex.org/W2790511620","https://openalex.org/W3134304371","https://openalex.org/W3138910893","https://openalex.org/W3174060098","https://openalex.org/W2943178787","https://openalex.org/W3194904354","https://openalex.org/W2997869757","https://openalex.org/W3138893848","https://openalex.org/W2899637031","https://openalex.org/W3147050786","https://openalex.org/W3131492434","https://openalex.org/W3127930667","https://openalex.org/W2801511215","https://openalex.org/W2799821226","https://openalex.org/W3136402052","https://openalex.org/W2773151336","https://openalex.org/W2900734910","https://openalex.org/W2809205380"],"abstract_inverted_index":{"This":[0,22],"work":[1],"introduces":[2],"the":[3,8,25,62,66,76,83,104,111,133,152,201,205,216,249],"\u00b1CIM":[4,123,153],"SRAM":[5,91,183],"macro":[6],"having":[7],"unique":[9],"capability":[10],"of":[11,27,31,79,172,204,234],"performing":[12],"in-memory":[13,80],"multiply-and-accumulate":[14],"computation":[15,187],"with":[16,110,155,191],"signed":[17,20],"inputs":[18],"and":[19,39,65,100,129,143,175,195,214,223],"weights.":[21],"uniquely":[23],"enables":[24,70],"execution":[26],"a":[28,95,181,227,240],"broad":[29],"set":[30],"workloads,":[32],"ranging":[33],"from":[34],"storage,":[35],"subsequent":[36],"signal":[37,85,236],"processing,":[38],"pre-conditioning":[40],"or":[41],"feature":[42,242],"extraction":[43],"to":[44,53,107,164,180,226],"final":[45],"convolutional":[46],"neural":[47,210],"network":[48,211],"(CNN)":[49],"computations.":[50],"The":[51,87,122,185],"ability":[52],"handle":[54],"arbitrary":[55],"input/weight":[56,157],"sign":[57],"in":[58,137],"any":[59],"operand":[60],"within":[61],"same":[63,67],"array":[64],"access":[68],"cycle":[69],"true":[71],"end-to-end":[72],"data":[73],"locality,":[74],"preserving":[75],"inherent":[77,202],"benefits":[78],"computing":[81,90],"along":[82],"entire":[84],"chain.":[86],"proposed":[88],"broad-purpose":[89],"is":[92,219],"based":[93],"on":[94],"commercial":[96],"8T":[97],"dual-port":[98],"bitcell,":[99],"its":[101],"simplicity":[102],"allows":[103,126],"enhanced":[105],"periphery":[106],"be":[108],"pitch-matched":[109],"array,":[112],"making":[113],"it":[114],"amenable":[115],"for":[116,140,209,244],"automated":[117],"design":[118],"via":[119],"memory":[120,135],"compilers.":[121],"pipelined":[124],"architecture":[125,154],"concurrent":[127],"read/write":[128],"compute":[130,138],"operations,":[131],"avoiding":[132],"traditional":[134],"unavailability":[136],"mode":[139],"improved":[141],"throughput":[142],"easier":[144],"system":[145],"integration.":[146],"A":[147],"40-nm":[148],"test":[149],"chip":[150],"demonstrating":[151],"adjustable":[156],"precision":[158],"exhibits":[159],"an":[160,168,232],"energy":[161],"efficiency":[162],"up":[163],"41":[165],"TOPS/W,":[166],"at":[167],"area":[169],"(energy)":[170],"overhead":[171,178],"38%":[173],"(25%)":[174],"negligible":[176],"performance":[177],"compared":[179,225],"compiled":[182],"baseline.":[184],"sub-LSB":[186],"mean-squared":[188],"error":[189],"associated":[190],"mismatch":[192],"(0.38":[193],"LSB)":[194,199],"temporal":[196],"noise":[197],"(0.62":[198],"confirms":[200],"robustness":[203],"architecture.":[206],"When":[207],"used":[208],"tasks":[212],"(LeNet-5":[213],"VGG),":[215],"accuracy":[217,250],"drop":[218,251],"kept":[220],"between":[221],"0.3%":[222],"3.4%,":[224],"double-precision":[228],"software":[229],"implementation.":[230],"As":[231],"example":[233],"digital":[235],"processing":[237],"(DSP)":[238],"workload,":[239],"frequency-domain":[241],"extractor":[243],"voice":[245],"activity":[246],"detection":[247],"keeps":[248],"lower":[252],"than":[253],"3.8%.":[254]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}