{"id":"https://openalex.org/W3163408809","doi":"https://doi.org/10.1109/jssc.2021.3077074","title":"An Ultra-Low-Power Fully-Static Contention-Free Flip-Flop With Complete Redundant Clock Transition and Transistor Elimination","display_name":"An Ultra-Low-Power Fully-Static Contention-Free Flip-Flop With Complete Redundant Clock Transition and Transistor Elimination","publication_year":2021,"publication_date":"2021-05-17","ids":{"openalex":"https://openalex.org/W3163408809","doi":"https://doi.org/10.1109/jssc.2021.3077074","mag":"3163408809"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2021.3077074","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3077074","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089255813","display_name":"Gicheol Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Gicheol Shin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100348726","display_name":"Eunyoung Lee","orcid":"https://orcid.org/0000-0001-7105-2199"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]},{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Eunyoung Lee","raw_affiliation_strings":["Department of Semiconductor Display Engineering, Sungkyunkwan University, Suwon, South Korea","Samsung Electronics, Suwon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Semiconductor Display Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]},{"raw_affiliation_string":"Samsung Electronics, Suwon, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100341491","display_name":"Jongmin Lee","orcid":"https://orcid.org/0000-0002-6167-7926"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jongmin Lee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101431291","display_name":"Yongmin Lee","orcid":"https://orcid.org/0000-0002-3676-0576"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yongmin Lee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040564153","display_name":"Yoonmyung Lee","orcid":"https://orcid.org/0000-0001-9468-1692"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yoonmyung Lee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5089255813"],"corresponding_institution_ids":["https://openalex.org/I848706"],"apc_list":null,"apc_paid":null,"fwci":2.8316,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":{"value":0.91008448,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"56","issue":"10","first_page":"3039","last_page":"3048"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.8650227785110474},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6950803995132446},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.622180700302124},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5272416472434998},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5016252994537354},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49829602241516113},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4946129024028778},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.488576740026474},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.48306185007095337},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.47084423899650574},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4598475694656372},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4206000566482544},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3923502564430237},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.371326744556427},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3591167628765106},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3429810404777527},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.2616451382637024},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24738255143165588},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.20227864384651184},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1885715126991272}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8650227785110474},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6950803995132446},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.622180700302124},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5272416472434998},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5016252994537354},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49829602241516113},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4946129024028778},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.488576740026474},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.48306185007095337},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.47084423899650574},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4598475694656372},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4206000566482544},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3923502564430237},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.371326744556427},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3591167628765106},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3429810404777527},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.2616451382637024},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24738255143165588},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20227864384651184},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1885715126991272},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2021.3077074","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3077074","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G4022523765","display_name":null,"funder_award_id":"2019R1A2C4070438","funder_id":"https://openalex.org/F4320322030","funder_display_name":"Ministry of Science, ICT and Future Planning"},{"id":"https://openalex.org/G7897751709","display_name":null,"funder_award_id":"2020R1A4A2002806","funder_id":"https://openalex.org/F4320322030","funder_display_name":"Ministry of Science, ICT and Future Planning"}],"funders":[{"id":"https://openalex.org/F4320322030","display_name":"Ministry of Science, ICT and Future Planning","ror":"https://ror.org/032e49973"},{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W649475307","https://openalex.org/W1969390180","https://openalex.org/W1974982221","https://openalex.org/W1995665089","https://openalex.org/W2019198721","https://openalex.org/W2020875745","https://openalex.org/W2047694997","https://openalex.org/W2097840688","https://openalex.org/W2109195618","https://openalex.org/W2121878622","https://openalex.org/W2140480749","https://openalex.org/W2145876393","https://openalex.org/W2168159483","https://openalex.org/W2401935718","https://openalex.org/W2566930948","https://openalex.org/W2778020922","https://openalex.org/W2893484398","https://openalex.org/W2898386872","https://openalex.org/W3019846196","https://openalex.org/W3088648416","https://openalex.org/W6649082081","https://openalex.org/W6655872142","https://openalex.org/W6681475482","https://openalex.org/W6747198241"],"related_works":["https://openalex.org/W2797823235","https://openalex.org/W1808420522","https://openalex.org/W2360732944","https://openalex.org/W2120898945","https://openalex.org/W2611474147","https://openalex.org/W3111333564","https://openalex.org/W4313404246","https://openalex.org/W2371966460","https://openalex.org/W2075753352","https://openalex.org/W3015984762"],"abstract_inverted_index":{"A":[0,157],"redundancy":[1,95],"eliminated":[2,18,41,66],"flip-flop":[3,155],"(REFF)":[4],"is":[5,87,103,130],"proposed":[6],"targeting":[7],"wide-range":[8],"voltage":[9,33],"scalability":[10],"(1\u20130.3":[11],"V).":[12],"Two":[13],"types":[14],"of":[15,50,159],"redundancies":[16],"are":[17,40,63],"in":[19,30,109,120],"the":[20,31,47,85,89,127,151,169,172],"REFF":[21,86,173],"to":[22,55,106,150,167,177],"achieve":[23],"low-power":[24],"(LP)":[25],"and":[26,65,70,78,99,102,140,171],"reliable":[27,104],"operation":[28],"even":[29],"sub-threshold":[32],"regime.":[34],"First,":[35],"redundant":[36,61],"internal":[37],"clock":[38,54],"transitions":[39],"without":[42],"degrading":[43],"reliability":[44],"by":[45,132,141],"finding":[46],"optimal":[48],"way":[49],"generating":[51],"internally":[52],"inverted":[53],"reduce":[56],"dynamic":[57],"power":[58,129],"consumption.":[59],"Then":[60],"transistors":[62],"identified":[64],"with":[67,134,143],"a":[68,116],"topological":[69],"logical":[71],"method":[72],"while":[73,96],"keeping":[74],"it":[75],"fully":[76,93],"static":[77,98],"contention-free.":[79],"The":[80,112],"simulation":[81],"results":[82,114],"show":[83,125],"that":[84,92,126],"currently":[88],"only":[90],"FF":[91],"eliminates":[94],"maintaining":[97],"contention-free":[100],"operation,":[101],"down":[105,176],"0.31":[107],"V":[108,139,148],"Monte-Carlo":[110],"simulations.":[111],"measurement":[113],"from":[115,162],"test":[117],"chip":[118],"fabricated":[119],"28-nm":[121],"LP":[122],"CMOS":[123],"technology":[124],"measured":[128],"reduced":[131],"69.7%/58.7%":[133],"0%/10%":[135,144],"activity":[136,145],"at":[137,146],"1":[138],"70.3%/58.2%":[142],"0.4":[147],"compared":[149],"conventional":[152],"transmission":[153],"gate":[154],"(TGFF).":[156],"total":[158],"100":[160],"dies":[161],"five":[163],"corners":[164],"were":[165],"tested":[166],"demonstrate":[168],"reliability,":[170],"was":[174],"functional":[175],"0.28":[178],"V.":[179]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":15},{"year":2024,"cited_by_count":15},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":1}],"updated_date":"2026-03-15T09:29:46.208133","created_date":"2025-10-10T00:00:00"}