{"id":"https://openalex.org/W3140898934","doi":"https://doi.org/10.1109/jssc.2021.3066214","title":"76- to 81-GHz CMOS Built-In Self-Test With 72-dB C/N and Less Than 1 ppm Frequency Tolerance for Multi-Channel Radar Applications","display_name":"76- to 81-GHz CMOS Built-In Self-Test With 72-dB C/N and Less Than 1 ppm Frequency Tolerance for Multi-Channel Radar Applications","publication_year":2021,"publication_date":"2021-03-30","ids":{"openalex":"https://openalex.org/W3140898934","doi":"https://doi.org/10.1109/jssc.2021.3066214","mag":"3140898934"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2021.3066214","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3066214","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010991642","display_name":"Masato Kohtani","orcid":"https://orcid.org/0000-0002-0814-9008"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Masato Kohtani","raw_affiliation_strings":["Sensor Research and Development Division, MIRISE Technologies Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Sensor Research and Development Division, MIRISE Technologies Corporation, Tokyo, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081433115","display_name":"Tomotoshi Murakami","orcid":null},"institutions":[{"id":"https://openalex.org/I171818078","display_name":"Nitto (Japan)","ror":"https://ror.org/01kq4az79","country_code":"JP","type":"company","lineage":["https://openalex.org/I171818078"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomotoshi Murakami","raw_affiliation_strings":["ASIC Engineering Division, DENSO Corporation, Aichi, Japan"],"affiliations":[{"raw_affiliation_string":"ASIC Engineering Division, DENSO Corporation, Aichi, Japan","institution_ids":["https://openalex.org/I171818078"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008000185","display_name":"Yoshiyuki Utagawa","orcid":"https://orcid.org/0000-0002-2130-5263"},"institutions":[{"id":"https://openalex.org/I171818078","display_name":"Nitto (Japan)","ror":"https://ror.org/01kq4az79","country_code":"JP","type":"company","lineage":["https://openalex.org/I171818078"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshiyuki Utagawa","raw_affiliation_strings":["ASIC Engineering Division, DENSO Corporation, Aichi, Japan"],"affiliations":[{"raw_affiliation_string":"ASIC Engineering Division, DENSO Corporation, Aichi, Japan","institution_ids":["https://openalex.org/I171818078"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008648343","display_name":"Tomoyuki Arai","orcid":"https://orcid.org/0000-0001-8379-3744"},"institutions":[{"id":"https://openalex.org/I171818078","display_name":"Nitto (Japan)","ror":"https://ror.org/01kq4az79","country_code":"JP","type":"company","lineage":["https://openalex.org/I171818078"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tomoyuki Arai","raw_affiliation_strings":["ASIC Engineering Division, DENSO Corporation, Aichi, Japan"],"affiliations":[{"raw_affiliation_string":"ASIC Engineering Division, DENSO Corporation, Aichi, Japan","institution_ids":["https://openalex.org/I171818078"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004334095","display_name":"S. Yamaura","orcid":"https://orcid.org/0000-0001-9632-5325"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shinji Yamaura","raw_affiliation_strings":["Sensor Research and Development Division, MIRISE Technologies Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Sensor Research and Development Division, MIRISE Technologies Corporation, Tokyo, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5010991642"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5014,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.62727298,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"56","issue":"5","first_page":"1345","last_page":"1359"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10891","display_name":"Radar Systems and Signal Processing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5802672505378723},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5245758891105652},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.510810136795044},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4851987659931183},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4783436954021454},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4742775857448578},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.45101645588874817},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4462515115737915},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3343746066093445},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3208826184272766}],"concepts":[{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5802672505378723},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5245758891105652},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.510810136795044},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4851987659931183},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4783436954021454},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4742775857448578},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.45101645588874817},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4462515115737915},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3343746066093445},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3208826184272766},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2021.3066214","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2021.3066214","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7699999809265137,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320317941","display_name":"DENSO","ror":"https://ror.org/04hkpfa76"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W2037965595","https://openalex.org/W2050982928","https://openalex.org/W2152595034","https://openalex.org/W2162654459","https://openalex.org/W2321349156","https://openalex.org/W2619168741","https://openalex.org/W2789350381","https://openalex.org/W2790430721","https://openalex.org/W2791608330","https://openalex.org/W2886462213","https://openalex.org/W2889082953","https://openalex.org/W2921235921","https://openalex.org/W2921712855","https://openalex.org/W2971473809","https://openalex.org/W3091927703","https://openalex.org/W3092261976","https://openalex.org/W4205279868","https://openalex.org/W6682293901","https://openalex.org/W6760274699","https://openalex.org/W6767480917"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W4360861688","https://openalex.org/W2474043983","https://openalex.org/W2078513307","https://openalex.org/W2566880546","https://openalex.org/W2544336511","https://openalex.org/W2144737022","https://openalex.org/W1978186604","https://openalex.org/W2000025576","https://openalex.org/W1991465945"],"abstract_inverted_index":{"A":[0],"built-in":[1],"self-test":[2],"(BIST)":[3],"system":[4,61],"with":[5,70,146,167],"a":[6,22,32,39,43,82,140,147,168,172],"72-dB":[7],"carrier-to-noise":[8],"ratio":[9],"(C/N)":[10],"and":[11,49,144],"less":[12,119],"than":[13,120],"1-ppm":[14],"frequency":[15,33],"tolerance":[16],"of":[17,31,161],"down-converted":[18],"BIST":[19,29,55,60,136,154],"tone":[20],"for":[21,54,165,171],"multi-channel":[23,173],"radar":[24,174],"application":[25],"is":[26],"presented.":[27],"The":[28,58,88,110,134],"consists":[30],"doubler,":[34],"an":[35,46,50],"up-conversion":[36],"mixer":[37],"(UPMIX),":[38],"variable":[40],"gain":[41],"amplifier,":[42],"phase":[44,84,113],"shifter,":[45],"eight-way":[47],"splitter,":[48],"RF":[51],"PAD":[52],"coupler":[53],"signal":[56],"distribution.":[57],"proposed":[59,89,135],"can":[62,91],"operate":[63],"from":[64,74,122],"76":[65],"to":[66,77,125],"81":[67],"GHz,":[68],"mixing":[69],"arbitrary":[71],"offset":[72,96],"frequencies":[73,97],"600":[75],"kHz":[76],"42.7":[78],"MHz":[79],"generated":[80],"by":[81,98],"fully-synchronized":[83],"locked":[85],"loop":[86],"(PLL).":[87],"UPMIX":[90],"generate":[92],"zero":[93],"or":[94],"non-zero":[95],"switching":[99],"between":[100],"two":[101],"modes":[102],"flexibly":[103],"implemented":[104],"in":[105],"the":[106,162],"same":[107],"layout":[108],"area.":[109],"measured":[111],"relative":[112],"among":[114],"all":[115],"eight":[116],"channels":[117],"was":[118,137],"2\u00b0":[121],"-25":[123],"\u00b0C":[124,127],"150":[126],"through":[128],"on-chip":[129],"12-bit":[130],"analog-to-digital":[131],"converters":[132],"(ADCs).":[133],"fabricated":[138],"using":[139],"40-nm":[141],"CMOS":[142],"process":[143],"assembled":[145],"wafer-level":[148],"chip-sized":[149],"package":[150],"(WLCSP).":[151],"Also,":[152],"state-of-the-art":[153],"beamformer":[155],"analyses":[156],"were":[157],"demonstrated":[158],"as":[159],"one":[160],"future":[163],"methods":[164],"self-diagnosis":[166],"null-depth":[169],"monitoring":[170],"application.":[175]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}